## LCD driver with RAM

S1D15300 Series
Technical Manual


No parts of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind aristing out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export licence from teh Ministry of International Trade and Industry or other approval from another government agency.
© Seiko Epson corporation 2001, All rights reserved.
i8088 and i8086 are registered trademarks of Intel Corporation.
Z80 is registered trademark of Zilog Corporation.
V20 and V30 are registered trademarks of Nippon Electric Corporation.

## The information of the product number change

Starting April 1, 2001 the product number will be changed as listed below. To order from April 1, 2001 please use the new product number. For further information, please contact Epson sales representative.

## Configuration of product number

-DEVICES (Example : S1D15605D00B100)


Comparison table between new and previous number

| Previous number | New number |
| :--- | :--- |
| SED1510D0c | S1D15100D00C* |
| SED1510F0c | S1D15100F00C $*$ |
| SED1520DAA | S1D15200D10A $*$ |
| SED1520DAB | S1D15200D10B* |
| SED1520F0A | S1D15200F00A* |
| SED1520FAA | S1D15200F10A* |
| SED1521F0A | S1D15201F00A* |
| SED1521FAA | S1D15201F10A* |
| SED1522F0A | S1D15202F00A* |
| SED1522FAA | S1D15202F10A* |
| SED1526F0A | S1D15206F00A* |
| SED1526FAA | S1D15206F10A* |
| SED1526FBA | S1D15206F11A* |
| SED1526FEA | S1D15206F14A* |
| SED1526FEY | S1D15206F14Y* |
| SED1526T0A | S1D15206T00A* |
| SED1528DBB | S1D15208D11B* |
| SED1528F0A | S1D15208F00A* |
| SED1530D0A | S1D15300D00A* |
| SED1530D0B | S1D15300D00B* |
| SED1540D0A | S1D15400D00A* |
| SED1540D0B | S1D15400D00B* |
| SED1540F0A | S1D15400F00A* |
| SED1560D0B | S1D15600D00B* |


| Previous number | New number |
| :---: | :---: |
| SED1560DAB | S1D15600D10B* |
| SED1561Dob | S1D15601D00B* |
| SED1561DAB | S1D15601D10B* |
| SED1562Dob | S1D15602D00B* |
| SED1565Dob | S1D15605D00B* |
| SED1565D1B | S1D15605D01B* |
| SED1565D2B | S1D15605D02B* |
| SED1565Dbв | S1D15605D11B* |
| SED1565Dbe | S1D15605D11E* |
| SED1565T0* | S1D15605T00** |
| SED1565Toв | S1D15605T00B* |
| SED1566Dob | S1D15606D00B* |
| SED1566D1B | S1D15606D01B* |
| SED1566D2B | S1D15606D02B* |
| SED1566Dbв | S1D15606D11B* |
| SED1566T0* | S1D15606T00** |
| SED1567D0в | S1D15607D00B* |
| SED1567D1B | S1D15607D01B* |
| SED1567D2B | S1D15607D02B* |
| SED1567Dbв | S1D15607D11B* |
| SED1567T0* | S1D15607T00** |
| SED1568Dob | S1D15608D00B* |
| SED1568Dbв | S1D15608D11B* |
| SED1569Dов | S1D15609D00B* |


| Previous number | New number |
| :---: | :---: |
| SED1569Dbв | S1D15609D11B* |
| SED1570D0A | S1D15700D00A* |
| SED1570Dob | S1D15700D00B* |
| SED1575Dob | S1D15705D00B* |
| SED1575D3B | S1D15705D03B* |
| SED1575DAB | S1D15705D10B* |
| SED1575T0* | S1D15705T00** |
| SED1575ToA | S1D15705T00A* |
| SED1575T3* | S1D15705T03** |
| SED1577Dob | S1D15707D00B* |
| SED1577D3B | S1D15707D03B* |
| SED1577T0* | S1D15707T00** |
| SED1577T3* | S1D15707T03** |
| SED1578Dob | S1D15708D00B* |
| SED157AD0B | S1D15710D00B* |
| SED157ADAB | S1D15710D10B* |
| SED157ADbB | S1D15710D11B* |
| SED157AToA | S1D15710T00A* |
| SED15A6D0B | S1D15A06D00B* |
| SED15A6D1B | S1D15A06D01B* |
| SED15A6D2B | S1D15A06D02B* |
| SED15A6T0* | S1D15A06T00** |
| SED15B1D0B | S1D15B01D00B* |
| SED15B1D1B | S1D15B01D01B* |
| SED15B1D2B | S1D15B01D02B* |
| SED15B1T0* | S1D15B01T00** |

S1D15600/601/602 Series

S1D15605 Series

S1D15700 Series

S1D15705 Series

S1D15710 Series

S1D15A06 Series

S1D15B01 Series

## CONTENTS

Selection Guide

1. S1D15100 Series
2. S1D15200 Series
3. S1D15210 Series
4. S1D15206 Series
5. S1D15300 Series
6. S1D15400 Series
7. S1D15600/601/602 Series
8. S1D15605 Series
9. S1D15700 Series
10. S1D15705 Series
11. S1D15710 Series
12. S1D15A06 Series
13. S1D15B01 Series

## S1D15000 Series Selection Guide

LCD drivers with RAM for smalland medium-sized displays

Ultra-low power consumption and on-chip RAM make this series ideal for compact LCDbased equipment.

S1D15000 (SED1500) series

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment | Common | Display RAM (bits) | Microprocessor interface | Frequency (KHz) | Package | Application/additional features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1D15100D00C* <br> (SED1510DoC) | 0.9 to 6.0 | 1.8 to 6.0 | 1/4 | 32 | 4 | 128 bit | Serial | 18(internal) | Al pad chip | Small segment-type LCD display. Common and data interface. |
| $\begin{aligned} & \hline \text { S1D15100F00C* } \\ & \text { (SED1510Foc) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | QFP12-48pin |  |
| $\begin{aligned} & \text { S1D15200***** } \\ & \text { (SED1520***) } \end{aligned}$ | 2.4 to 7.0 | 3.5 to 13 | 1/8 to $1 / 32$ | 61 | 16 | 2,560 bit | 8 bit | 18(internal, external) or 2(external) | Chip, TCP | After service parts |
| $\begin{aligned} & \text { S1D15201***** } \\ & \text { (SED1521***) } \end{aligned}$ | 2.4 to 7.0 | 3.5 to 13 | 1/8 to $1 / 32$ | 80 | - | 2,560 bit | 8 bit | 18(internal, external) or 2(external) | Chip, TCP | After service parts |
| $\begin{aligned} & \text { S1D15202***** } \\ & \text { (SED1521***) } \end{aligned}$ | 2.4 to 7.0 | 3.5 to 13 | 1/8 to $1 / 32$ | 69 | 8 | 2,560 bit | 8 bit | 18(internal, external) or 2(external) | Chip, TCP | After service parts |
| $\begin{aligned} & \text { S1D15206D**A* } \\ & \text { (SED1526D*A) } \\ & \hline \end{aligned}$ | 2.4 to 6.0 | 3.5 to <br> Supply <br> voltage <br> $\times 3$ | $\begin{gathered} 1 / 8,1 / 9 \\ 1 / 16,1 / 17 \end{gathered}$ | 80 | 17 | $80 \times 33$ bit | 8-bit parallel or Serial | 20 | Al pad chip | DC/DC×3 <br> (S1D15206*00**•VREG) <br> (S1D15206*14**•no VREG) |
| $\begin{aligned} & \text { S1D15206D**B* } \\ & (\text { SED1526D*B }) \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15206F**A* } \\ & \text { (SED1526F*A) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | QFP5-128pin |  |
| $\begin{aligned} & \text { S1D15206T**A* } \\ & \text { (SED1526T*A) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \text { S1D15208D**A* } \\ & \text { (SED1528D*A) } \end{aligned}$ | 2.4 to 6.0 | 3.5 to <br> Supply <br> voltage <br> $\times 3$ | 1/32,1/33 | 64 | 33 | $80 \times 33$ bit | 8-bit parallel or Serial | 20 | Al pad chip | DC/DC×3 <br> (S1D15208*00**•VREG) <br> (S1D15208*14**•no VREG) |
| $\begin{aligned} & \text { S1D15208D**B* } \\ & (\text { SED1528D*B) } \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15208F**A* } \\ & \text { (SED1528F*A) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | QFP5-128pin |  |
| $\begin{aligned} & \text { S1D15208T**A* } \\ & (\text { SED1528T } * A) \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \text { S1D15300D00A* } \\ & \text { (SED1530D0A) } \end{aligned}$ | 2.4 to 6.0 | 4.5 to 16 | 1/32,1/33 | 100 | 33 | $132 \times 65$ bit | 8-bit parallel or Serial | - | Al pad chip | Built-in power circuit for LCD (DC/DC×4) <br> S1D15300D00**(SED1530*0*) <br> Common : Right side <br> S1D15300*10**(SED1530*A*) <br> Common : Both side |
| $\begin{aligned} & \text { S1D15300D10A* } \\ & \text { (SED1530DAA) } \end{aligned}$ |  |  |  |  |  |  |  |  | Al pad chip |  |
| $\begin{aligned} & \hline \text { S1D15300D00B* } \\ & \text { (SED1530D0B) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15300D10B* } \\ & \text { (SED1530DAB) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{array}{\|l\|} \hline \text { S1D15300T10A* } \\ \text { (SED1530TAA) } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \text { S1D15301D00A* } \\ & \text { (SED1531DoA) } \end{aligned}$ | 2.4 to 6.0 | 4.5 to 16 | 1/64,1/65 | 132 | - | $132 \times 65$ bit | 8-bit parallel or Serial | - | Al pad chip | Built-in power circuit for LCD (DCDCCx4) S1D15301*00**(SED1531*0*) Common : Right side |
| $\begin{aligned} & \text { S1D15301D00B* } \\ & \text { (SED1531DoB) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15301T00A* } \\ & \text { (SED1531T0A) } \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \hline \text { S1D15302D00A* } \\ & \text { (SED1532DoA) } \\ & \hline \end{aligned}$ | 2.4 to 6.0 | 4.5 to 16 | 1/64,1/65 | 100 | 33 | $132 \times 65$ bit | 8-bit parallel or Serial | - | Al pad chip | Built-in power circuit for LCD (DC/DC×4) S1D15302*00**(SED1532*0*) Common : Right side S1D15302*11**(SED1532*B*) Common : Left side |
| $\begin{aligned} & \hline \text { S1D15302D11A* } \\ & \text { (SED1532DBA) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Al pad chip |  |
| $\begin{aligned} & \hline \text { S1D15302D00B* } \\ & \text { (SED1532D0B) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \hline \text { S1D15302D11B* } \\ & \text { (SED1532DbB) } \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15302T00A* } \\ & \text { (SED1532ToA) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \text { S1D15302T11A* } \\ & \text { (SED1532TBA) } \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |



| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment | Common | Display RAM (bits) | Microprocessor interface | Frequency (KHz) | Package | Application/additional features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { S1D15606D11B* } \\ \text { (SED1566DbB) } \end{array}$ | 1.8 to 5.5 | 4.5 to 16 | $\begin{gathered} 1 / 49 \\ (1 / 6,1 / 8 \text { bias }) \end{gathered}$ | 132 | 49 | $132 \times 65$ bit | 8-bit parallel or Serial | 33 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| $\begin{aligned} & \text { S1D15606D00B* } \\ & \text { (SED1566D0B) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{array}{\|l} \hline \text { S1D15606D01B* } \\ \text { (SED1566D1B) } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \hline \text { S1D15606D02B* } \\ & \text { (SED1566D2B) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15606T00A* } \\ & \text { (SED1566ToA) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| S1D15607D11B* | 1.8 to 5.5 | 4.5 to 16 | $\begin{gathered} 1 / 33 \\ (1 / 5,1 / 6 \text { bias }) \end{gathered}$ | 132 | 33 | $132 \times 65$ bit | 8-bit parallel or Serial | 33 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| $\begin{aligned} & \text { S1D15607D00B* } \\ & \text { (SED1567DoB) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15607D01B* } \\ & \text { (SED1567D1B) } \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| (SED1567D2B) |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \hline \text { S1D15607T00B* } \\ & \text { (SED1567ToB) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \text { S1D15607T00C* } \\ & \text { (SED1567Toc) } \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \hline \text { S1D15608D11B* } \\ & \text { (SED1568DbB) } \end{aligned}$ | 1.8 to 5.5 | 4.5 to 16 | $\begin{gathered} 1 / 55 \\ (1 / 6,1 / 8 \text { bias }) \end{gathered}$ | 132 | 55 | $132 \times 65$ bit | 8-bit parallel or Serial | 33 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| $\begin{aligned} & \hline \text { S1D15608D00B* } \\ & \text { (SED1568Dob) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \hline \text { S1D15609D11B* } \\ & \text { (SED1569DbB) } \end{aligned}$ | 1.8 to 5.5 | 4.5 to 16 | $\begin{gathered} 1 / 53 \\ (1 / 6,1 / 8 \text { bias }) \end{gathered}$ | 132 | 53 | $132 \times 65$ bit | 8-bit parallel or Serial | 33 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| (SED1569DoB) |  |  |  |  |  |  |  |  | Au bump chip |  |
| $\begin{aligned} & \text { S1D15609T**** } \\ & \text { (SED1569Txx*) } \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \text { S1D15A06D00B* } \\ & \text { (SED15A6DoB) } \end{aligned}$ | 1.8 to 5.5 | 4.5 to 16 | 1/55 | 102 | 55 | $102 \times 65$ bit | 8-bit parallel or Serial | 33 | Au bump chip | Reduced ext. parts Built-in power circuit. |
| $\begin{aligned} & \text { S1D15A06T00A* } \\ & \text { (SED15A6T0A*) } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \text { S1D15B01D00B* } \\ & \text { (SED15B1D0B) } \\ & \hline \end{aligned}$ | 1.8 to 5.5 | 4.5 to 16 | 1/65 | 132 | 65 | $132 \times 65$ bit | 8-bit parallel or Serial | 33 | Au bump chip | Built-in self-refreshing function. |
| $\begin{aligned} & \text { S1D15B01T00A* } \\ & \text { (SED15B1ToA) } \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{aligned} & \hline \text { S1D15E00D00B* } \\ & \text { (SED15E0D0B) } \\ & \hline \end{aligned}$ | 1.8 to 3.6 | 3.2 to 10 | 1/100 | 132 | 100 | $132 \times 100$ bit | Serial | Can be select | Au bump chip | 4-line MLS driving |
| $\begin{array}{\|l} \hline \text { S1D15E00T00A* } \\ \text { (SED15E0ToA) } \end{array}$ |  |  |  |  |  |  |  |  | TCP |  |
| $\begin{array}{\|l} \hline \begin{array}{l} \text { S1D15705D00B* } \\ \text { (SED1575Dob) } \end{array} \\ \hline \end{array}$ | 3.6 to 5.5 | 4.5 to 16 | 1/65 | 168 | 65 | $200 \times 65$ bit | 8-bit parallel or Serial | 22 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| $\begin{aligned} & \hline \text { S1D15705D03B* } \\ & \text { (SED1575D3B) } \\ & \hline \end{aligned}$ | 2.4 to 3.6 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { S1D15705T00A* } \\ & \text { (SED1575T0A) } \end{aligned}$ | 3.6 to 5.5 | 4.5 to 16 | 1/65 | 168 | 65 | $200 \times 65$ bit | 8-bit parallel or Serial | 22 | TCP | Built-in power circuit for LCD (DC/DC×4) |
| $\begin{aligned} & \text { S1D15705T03A* } \\ & \text { (SED1575T3A) } \end{aligned}$ | 2.4 to 3.6 |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \text { S1D15707D00B* } \\ \text { (SED1577DoB) } \end{array}$ | 3.6 to 5.5 | 4.5 to 16 | 1/33 | 200 | 33 | $200 \times 65$ bit | 8-bit parallel or Serial | 22 | Au bump chip | Built-in power circuit for LCD (DC/DC×4) |
| $\begin{array}{\|l} \hline \text { S1D15707D03B* } \\ \text { (SED1577D3B) } \\ \hline \end{array}$ | 2.4 to 3.6 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { S1D15707T00A* } \\ & \text { (SED1577TOA) } \\ & \hline \end{aligned}$ | 3.6 to 5.5 | 4.5 to 16 | 1/33 | 200 | 33 | $200 \times 65$ bit | 8-bit parallel or Serial | 22 | TCP | Built-in power circuit for LCD (DC/DC×4) |
| $\begin{aligned} & \text { S1D15707T03A* } \\ & \text { (SED1577T3A) } \end{aligned}$ | 2.4 to 3.6 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { S1D15710D00B* } \\ & \text { (SED157ADoB) } \end{aligned}$ | 1.8 to 5.5 | 4.5 to 18 | 1/65 | 224 | 65 | $224 \times 65$ bit | 8-bit parallel or Serial | 22 | Au bump chip | Built-in power circuit for LCD |
| $\begin{aligned} & \hline \text { S1D15710T00A* } \\ & \text { (SED157AToA*) } \end{aligned}$ |  |  |  |  |  |  |  |  | TCP |  |

## 5. S1D15300 Series

## Contents

1. DESCRIPTION ..... 5-1
2. FEATURES ..... 5-1
3. BLOCK DIAGRAM (S1D15300D00B*) ..... 5-2
4. PAD LAYOUT ..... 5-3
5. PIN DESCRIPTION ..... 5-5
6. FUNCTIONAL DESCRIPTION ..... 5-8
7. COMMANDS ..... 5-19
8. COMMAND SETTING (For Refrence) ..... 5-24
9. ABSOLUTE MAXIMUM RATINGS ..... 5-27
10. ELECTRICAL CHARACTERISTICS ..... 5-28
11. MPU INTERFACE (For Reference) ..... 5-36
12. CONNECTION BETWEEN LCD DRIVERS ..... 5-37

## 1. DESCRIPTION

The S1D15300 series is a single-chip LCD driver for dot-matrix liquid crystal displays (LCD's) which is directly connectable to a microcomputer bus. It accepts 8-bit serial or parallel display data directly sent from a microcomputer and stores it in an on-chip display RAM. It generates an LCD drive signal independent of microprocessor clock.
The use of the on-chip display RAM of $65 \times 132$ bits and a one-toone correspondence between LCD panel pixel dots and on-chip RAM bits permits implementation of displays with a high degree of freedom.
As a total of 133 circuits of common and segment outputs are incorporated, a single chip of S1D15300 can make $33 \times 100$-dot (16 $\times$ 16-dot kanji font: 6 columns $\times 2$ lines) displays, and a single chip of S1D15301 can make $65 \times 132$-dot (kanji font: 8 columns x 4 lines) displays when the S1D15301 is combined with the common driver S1D16700.
The S1D15302 can display the $65 \times 200$-dot (or 12 -column by 4 -line Kanji font) area using two ICs in master and slave modes. As an independent static indicator display is provided for time-division driving, the low-power display is realized during system standby and others.
No external operation clock is required for RAM read/write opera-
tions. Accordingly, this driver can be operated with a minimum current consumption and its on-board low-current-consumption liquid crystal power supply can implement a high-performance handy display system with a minimum current consumption and a smallest LSI configuration.
Two types of S1D15300 series are available: one in which common outputs are arranged on a single side and the other in which common outputs are arranged on both sides.

## 2. FEATURES

- Direct RAM data display using the display RAM. When RAM data bit is 0 , it is not displayed. When RAM data bit is 1 , it is displayed. (At normal display)
- RAM capacity: $65 \times 132=8580$ bits
- High-speed 8-bit microprocessor interface allowing direct connection to both the 8080 and 6800.
- Serial interface
- Many command functions: Read/Write Display Data, Display ON/OFF, Normal/Reverse Display, Page Address Set, Set Display Start Line, Set Column Address, Read Status, All Display ON/OFF, Set LCD Bias, Electronic contrast Controls, Read Modify Write, Select Segment Driver Direction, Power Save
- Series specifications (in cases of chip shipments)

Type 1 [VREG (Built-in power supply regulating voltage)
Temperature gradient: $-0.2 \% /{ }^{\circ} \mathrm{C}$ ]

| Name | Duty | LCD bias | Segment driver | COM driver | Display area | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| S1D15300D00 $* *$ | $1 / 33$ | $1 / 5,1 / 6$ | 100 | 33 | $33 \times 100$ | COM single-side layout |
| S1D15300D10 $* *$ | $1 / 33$ | $1 / 5,1 / 6$ | 100 | 33 | $33 \times 100$ | COM dual-side layout |
| S1D15301D00 $* *$ | $1 / 65$ | $1 / 6,1 / 8$ | 132 | 0 | $65 \times 132$ | S1D16700 is used as the COM. |
| S1D15302D00 $* *$ | $1 / 65$ | $1 / 6,1 / 8$ | 100 | 33 | $65 \times 200$ | COM single-side, right-hand layout |
| S1D15302D11** | $1 / 65$ | $1 / 6,1 / 8$ | 100 | 33 | $65 \times 200$ | COM single-side, left-hand layout |
| S1D15305D10 $* *$ | $1 / 35$ | $1 / 5,1 / 6$ | 98 | 35 | $35 \times 98$ | COM both-side layout |

Type 2 [VREG Temperature gradient: $0.00 \% /{ }^{\circ} \mathrm{C}$ ]

| Name | Duty | LCD bias | Segment driver | COM driver | Display area | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| S1D15300D15** | $1 / 33$ | $1 / 5,1 / 6$ | 100 | 33 | $33 \times 100$ | COM both-side layout |
| S1D15302D14** | $1 / 65$ | $1 / 6,1 / 8$ | 100 | 33 | $65 \times 200$ | COM single-side, right-hand layout |
| S1D15303D15** | $1 / 17$ | $1 / 5$ | 116 | 17 | $17 \times 116$ | COM both-side layout |
| S1D15304D14** | $1 / 9$ | $1 / 5$ | 124 | 9 | $9 \times 124$ | COM single-side layout |

Note: The S1D15300 series has the following subcodes depending on their shapes. (The S1D15300 examples are given.)
S1D15300T $* * * *:$ TCP (The TCP subcode differs from the inherent chip subcode.)
S1D15300D****: Bear chips $\quad$ S1D15300D**A* : Al-pad chip

- S1D15300D**B* : Au-bump chip
- On-chip LCD power circuit: Voltage booster, voltage regulator, voltage follower $\times 4$.
- On-chip electronic contrast control functions
- Ultra low power consumption
- Power supply voltages: $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}-2.4 \mathrm{~V}$ to -6.0 V

$$
\mathrm{V}_{\mathrm{DD}}-\mathrm{V} 5 \quad-4.5 \mathrm{~V} \text { to }-16.0 \mathrm{~V}
$$

- Wide operating temperature range:
$\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$
- CMOS process
- Package: TCP and bare chip
- Non-radiation-resistant design


## 3. BLOCK DIAGRAM (S1D15300D00B*)


4. PAD LAYOUT

## S1D15300 series chips



Pad Center Coordinates
Unit: $\mu \mathrm{m}$

| $\begin{array}{r} \text { PAD } \\ \text { No. } \end{array}$ | PIN <br> Name | X | Y | $\begin{array}{\|r\|} \hline \text { PAD } \\ \text { No. } \end{array}$ | PIN <br> Name | X | Y | $\begin{gathered} \hline \text { PAD } \\ \text { No. } \end{gathered}$ | PIN <br> Name | X | Y | $\begin{array}{r} \text { PAD } \\ \text { No. } \end{array}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0127 | 2986 | 2142 | 51 | O5 | -2986 | 2142 | 101 | O55 | -1298 | -2142 | 151 | 0105 | 3178 | -472 |
| 2 | 0128 | 2862 |  | 52 | O6 | -3178 | 2006 | 102 | O56 | -1180 |  | 152 | 0106 |  | -354 |
| 3 | 0129 | 2738 |  | 53 | 07 |  | 1888 | 103 | 057 | -1062 |  | 153 | 0107 |  | -236 |
| 4 | 0130 | 2614 |  | 54 | O8 |  | 1770 | 104 | O58 | -944 |  | 154 | 0108 |  | -118 |
| 5 | 0131 | 2490 |  | 55 | O9 |  | 1652 | 105 | O59 | -826 |  | 155 | 0109 |  | 0 |
| 6 | COMS | 2366 |  | 56 | 010 |  | 1534 | 106 | O60 | -708 |  | 156 | 0110 |  | 118 |
| 7 | FRS | 2242 |  | 57 | 011 |  | 1416 | 107 | O61 | -590 |  | 157 | 0111 |  | 236 |
| 8 | FR | 2124 |  | 58 | 012 |  | 1298 | 108 | O62 | -472 |  | 158 | 0112 |  | 354 |
| 9 | DYO | 2006 |  | 59 | 013 |  | 1180 | 109 | 063 | -354 |  | 159 | 0113 |  | 472 |
| 10 | CL | 1888 |  | 60 | 014 |  | 1062 | 110 | 064 | -236 |  | 160 | 0114 |  | 590 |
| 11 | DOF | 1770 |  | 61 | 015 |  | 944 | 111 | O65 | -118 |  | 161 | 0115 |  | 708 |
| 12 | VS1 | 1652 |  | 62 | 016 |  | 826 | 112 | O66 | 0 |  | 162 | 0116 |  | 826 |
| 13 | M/S | 1534 |  | 63 | 017 |  | 708 | 113 | 067 | 118 |  | 163 | 0117 |  | 944 |
| 14 | $\overline{\text { RES }}$ | 1416 |  | 64 | 018 |  | 590 | 114 | 068 | 236 |  | 164 | 0118 |  | 1062 |
| 15 | P/S | 1298 |  | 65 | 019 |  | 472 | 115 | 069 | 354 |  | 165 | 0119 |  | 1180 |
| 16 | $\overline{\text { CS1 }}$ | 1180 |  | 66 | O 20 |  | 354 | 116 | 070 | 472 |  | 166 | 0120 |  | 1298 |
| 17 | CS2 | 1062 |  | 67 | O21 |  | 236 | 117 | 071 | 590 |  | 167 | 0121 |  | 1416 |
| 18 | C86 | 944 |  | 68 | O 22 |  | 118 | 118 | 072 | 708 |  | 168 | 0122 |  | 1534 |
| 19 | A0 | 826 |  | 69 | O23 |  | 0 | 119 | 073 | 826 |  | 169 | 0123 |  | 1652 |
| 20 | WR(W/R) | 708 |  | 70 | O24 |  | -118 | 120 | 074 | 944 |  | 170 | 0124 |  | 1770 |
| 21 | $\overline{\mathrm{RD}}(\mathrm{E})$ | 590 |  | 71 | O25 |  | -236 | 121 | 075 | 1062 |  | 171 | 0125 |  | 1888 |
| 22 | Vdd | 472 |  | 72 | O26 |  | -354 | 122 | O76 | 1180 |  | 172 | 0126 | V | 2006 |
| 23 | D0 | 354 |  | 73 | O 27 |  | -472 | 123 | 077 | 1298 |  |  |  |  |  |
| 24 | D1 | 236 |  | 74 | O28 |  | -590 | 124 | 078 | 1416 |  |  |  |  |  |
| 25 | D2 | 118 |  | 75 | O29 |  | -708 | 125 | 079 | 1534 |  |  |  |  |  |
| 26 | D3 | 0 |  | 76 | O30 |  | -826 | 126 | O80 | 1652 |  |  |  |  |  |
| 27 | D4 | -118 |  | 77 | O31 |  | -944 | 127 | 081 | 1770 |  |  |  |  |  |
| 28 | D5 | -236 |  | 78 | O32 |  | -1062 | 128 | O82 | 1888 |  |  |  |  |  |
| 29 | D6(SCL) | -354 |  | 79 | O33 |  | -1180 | 129 | O83 | 2006 |  |  |  |  |  |
| 30 | D7(SI) | -472 |  | 80 | O34 |  | -1298 | 130 | O84 | 2124 |  |  |  |  |  |
| 31 | Vss | -590 |  | 81 | O35 |  | -1416 | 131 | O85 | 2242 |  |  |  |  |  |
| 32 | Vout | -708 |  | 82 | O36 |  | -1534 | 132 | 086 | 2366 |  |  |  |  |  |
| 33 | CAP3- | -826 |  | 83 | O37 |  | -1652 | 133 | 087 | 2490 |  |  |  |  |  |
| 34 | CAP1+ | -944 |  | 84 | O38 |  | -1770 | 134 | O88 | 2614 |  |  |  |  |  |
| 35 | CAP1- | -1062 |  | 85 | O39 |  | -1888 | 135 | O89 | 2738 |  |  |  |  |  |
| 36 | CAP2+ | -1180 |  | 86 | O40 | $\downarrow$ | -2006 | 136 | 090 | 2862 |  |  |  |  |  |
| 37 | CAP2- | -1298 |  | 87 | O41 | -2986 | -2142 | 137 | 091 | 2986 | V |  |  |  |  |
| 38 | $V_{5}$ | -1416 |  | 88 | O42 | -2862 |  | 138 | 092 | 3178 | -2006 |  |  |  |  |
| 39 | VR | -1534 |  | 89 | O43 | -2738 |  | 139 | 093 |  | -1888 |  |  |  |  |
| 40 | Vdd | -1652 |  | 90 | 044 | -2614 |  | 140 | 094 |  | -1770 |  |  |  |  |
| 41 | $\mathrm{V}_{1}$ | -1770 |  | 91 | O45 | -2490 |  | 141 | 095 |  | -1652 |  |  |  |  |
| 42 | $\mathrm{V}_{2}$ | -1888 |  | 92 | O46 | -2366 |  | 142 | 096 |  | -1534 |  |  |  |  |
| 43 | $V_{3}$ | -2006 |  | 93 | 047 | -2242 |  | 143 | 097 |  | -1416 |  |  |  |  |
| 44 | $\mathrm{V}_{4}$ | -2124 |  | 94 | O48 | -2124 |  | 144 | 098 |  | -1298 |  |  |  |  |
| 45 | $V_{5}$ | -2242 |  | 95 | O49 | -2006 |  | 145 | 099 |  | -1180 |  |  |  |  |
| 46 | O0 | -2366 |  | 96 | O50 | -1888 |  | 146 | 0100 |  | -1062 |  |  |  |  |
| 47 | O1 | -2490 |  | 97 | O51 | -1770 |  | 147 | 0101 |  | -944 |  |  |  |  |
| 48 | O 2 | -2614 |  | 98 | O52 | -1652 |  | 148 | 0102 |  | -826 |  |  |  |  |
| 49 | O3 | -2738 |  | 99 | 053 | -1534 |  | 149 | 0103 |  | -708 |  |  |  |  |
| 50 | O4 | -2862 | V | 100 | O54 | -1416 | V | 150 | 0104 | V | -590 |  |  |  |  |

## 5. PIN DESCRIPTION

## Power Supply

| Name | I/O | Description |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply | +5V power supply. Connect to microprocessor power supply pin Vcc. |  |  |  | 2 |
| $V_{S S}$ | Supply | Ground |  |  |  | 1 |
| $\begin{aligned} & \mathrm{V}_{1}, \mathrm{~V}_{2} \\ & \mathrm{~V}_{3}, \mathrm{~V}_{4} \\ & \mathrm{~V}_{5} \end{aligned}$ | Supply | LCD driver impedancefor applicatio $V_{D D} \geq V_{1} \geq$ When the on are given to performed b are fixed to | upply voltages. Th converted by a resis n. Voltages should $\mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{V}_{4} \geq \mathrm{V}_{5}$ -chip operating pow $\mathrm{V}_{1}$ to $\mathrm{V}_{4}$ by the ony the Set LCD Bias /5 bias.) <br> S1D15300/S1D15305 $\begin{aligned} & 1 / 5 \cdot V_{5} \\ & 2 / 5 \cdot V_{5} \\ & 3 / 5 \cdot V_{5} \\ & 4 / 5 \cdot V_{5} \end{aligned}$ | e voltage determ tive driver or an be the followin <br> ver circuit is on, chip power circ command. (Th | mined by LCD cell is operational amplifier relationship: <br> the following voltages it. Voltage selection is S1D15303 and S1D15304 | 6 |

## LCD Driver Supplies

| Name | I/O | Description | Number of pins |
| :---: | :---: | :--- | :---: |
| CAP1 + | O | DC/DC voltage converter capacitor 1 positive connection | 1 |
| CAP1- | O | DC/DC voltage converter capacitor 1 negative connection | 1 |
| CAP2+ | O | DC/DC voltage converter capacitor 2 positive connection | 1 |
| CAP2- | O | DC/DC voltage converter capacitor 2 negative connection | 1 |
| CAP3- | O | DC/DC voltage converter capacitor 1 negative connection | 1 |
| V OUT $^{\text {VR }}$ | I/O | DC/DC voltage converter output | 1 |
| I | Voltage adjustment pin. Applies voltage between $V_{\text {DD }}$ and V5 using <br> a resistive divider. | 1 |  |

## Microprocessor Interface

| Name | I/O | Description | Number of pins |
| :---: | :---: | :---: | :---: |
| D0 to D7 <br> (SI) (SCL) | I/O | 8 -bit bi-directional data bus to be connected to the standard 8-bit or 16 -bit microprocessor data bus. <br> When the serial interface selects; <br> D7: Serial data input (SI) <br> D6: Serial clock input (SCL) | 8 |
| A0 | 1 | Control/display data flag input. It is connected to the LSB of microprocessor address bus. When LOW, the data on D0 to D7 is control data. When HIGH, the data on D0 to D7 is display data. | 1 |
| $\overline{R E S}$ |  | When $\overline{\mathrm{RES}}$ is caused to go LOW, initialization is executed. A reset operation is performed at the $\overline{R E S}$ signal level. | 1 |
| $\begin{aligned} & \overline{\mathrm{CS1}} \\ & \mathrm{CS2} \end{aligned}$ | 1 | Chip select input. Data input/output is enabled when -CS1 is LOW and CS2 is HIGH. When chip select is non-active, D0 to D7 will be "HZ". | 2 |
| $\begin{aligned} & \text { RD } \\ & \text { (E) } \end{aligned}$ | I | - When interfacing to an 8080 series microprocessor: Active LOW. This input connects the RD signal of the 8080 series microprocessor. While this signal is LOW, the S1D15300 series data bus output is enabled. <br> - When interfacing to a 6800 series microprocessor: Active HIGH. This is used as an enable clock input pin of the 6800 series microprocessor. | 1 |


| Name | I/O | Description |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \overline{W R} \\ (\mathrm{R} / \overline{\mathrm{W}}) \end{gathered}$ | 1 | - Write enable input. When interfacing to an 8080 -series microprocessor, $\overline{W R}$ is active LOW. <br> - When interfacing to an 6800-series microprocessor, it will be read mode when $\mathrm{R} / \overline{\mathrm{W}}$ is HIGH and it will be write mode when $R / \bar{W}$ is LOW. <br> $R / \bar{W}=$ " 1 ":Read <br> $\mathrm{R} / \overline{\mathrm{W}}=$ " 0 ":Write |  |  |  |  |  | 1 |
| C86 | I | Microprocessor interface select terminal. <br> C86 = HIGH: 6800 series microprocessor interface <br> C86 = LOW: 8080 series microprocessor interface |  |  |  |  |  | 1 |
| P/S | I | Serial data input/parallel data input select pin. |  |  |  |  |  | 1 |
|  |  | P/S | Chip select | Data/command | Data | Read/write | Serial clock |  |
|  |  | HIGH | CS1, CS2 | A0 | D0-D7 | $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | - |  |
|  |  | LOW | CS1, CS2 | A0 | SI(D7) | Write only | SCL(D6) |  |
|  |  | * In serial mode, no data can be read from RAM. When P/S = LOW, D0 to D5 are HZ and $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ must be fixed HIGH or LOW. |  |  |  |  |  |  |

## LCD Driver Outputs

| Name | I/O | Description |  |  |  |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M/S | 1 | S1D15300 series master/slave mode select input. When a necessary signal is output to the LCD, the master operation is synchronized with the LCD system, while when a necessary signal is input to the LCD, the slave operation is synchronized with the LCD system. <br> M/S = HIGH: Master operation <br> M/S = LOW : Slave operation <br> The folLOWing is provided depending on the M/S status. |  |  |  |  |  |  |  |  | 1 |
|  |  | Model | Status | OSCCut | Power supply circuit | CL | FR | DYO | FRS | DOF |  |
|  |  | S1D1530*D**** |  | Enabled | Enabled | Output | Output | Output | Output | Output |  |
|  |  |  | Slave | Disabled | Disabled | Input | Input | HZ | HZ | Input |  |
| CL | I/O | Display clock input/output. When the S1D15300 series selects master/ slave mode, each CL pin is connected. When it is used in combination with the common driver, this input/output is connected to common driver YSCL pin. <br> M/S = HIGH: Output <br> M/S = LOW: Input |  |  |  |  |  |  |  |  | 1 |
| FR | I/O | LCD AC signal input/output. When the S1D15300 series selects master/ slave mode, each FR pin is connected. <br> When the S1D15300 series selects master mode this input/output is connected to the common driver FR pin. <br> M/S = HIGH: Output <br> M/S = LOW: Input |  |  |  |  |  |  |  |  | 1 |
| DYO | I/O | Common drive signal output. This output is enabled for only at master operation and connects to the common driver DIO pin. It becomes HZ at slave operation. |  |  |  |  |  |  |  |  | 1 |
| VS1 | O | Test pin. Don't connect. |  |  |  |  |  |  |  |  | 1 |
| $\overline{\text { DOF }}$ | I/O | LCD blanking control input/output. When the S1D15300 series selects master/slave mode, the respective $\overline{\text { DOF }}$ pin is connected. When it is used in combination with the common driver (S1D16305), this output/ input is connected to the common driver DOFF pin.M/S = HIGH: Output$\mathrm{M} / \mathrm{S}=\mathrm{LOW}: \text { Input }$ |  |  |  |  |  |  |  |  | 1 |
| FRS | 0 | Static drive output. <br> This is enabled only at master operation and used together with the FR pin. This output becomes HZ at slave operation. |  |  |  |  |  |  |  |  | 1 |


| Name | 1/0 |  | Description |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | O | LCD drive output. The following assignment is made depending on the model. |  |  | 132 |
|  |  |  | SEG | COM |  |
|  |  | S1D15300D00** | O0~099 | O100~0131 |  |
|  |  | $\begin{aligned} & \text { S1D15300D10** } \\ & \text { S1D15300D15** } \end{aligned}$ | O16~0115 | O0~O15, O116~0131 |  |
|  |  | S1D15301D00** | O0~0131 |  |  |
|  |  | $\begin{aligned} & \text { S1D15302D00** } \\ & \text { S1D15302D14** } \end{aligned}$ | O0~099 | O100~0131 |  |
|  |  | S1D15302D11** | O32~0131 | O0~031 |  |
|  |  | S1D15303D15** | O8~0123 | O0~07, O124~0131 |  |
|  |  | S1D15304D14** | O0~0123 | O124~0131 |  |
|  |  | S1D15305D10** | O18~0115 | O0~017, O116~0131 |  |
|  |  | SEG output. LCD segment drive output. One of VDD, V2, V3 and $\mathrm{V}_{5}$ levels is selected by combination of the contents of display RAM and FR signal. |  |  |  |
|  |  | RAM data | On output voltage |  |  |
|  |  |  | Normal display | Reverse display |  |
|  |  | HIGH | $V_{\text {DD }}$ | V2 |  |
|  |  |  | V5 | V3 |  |
|  |  | 0 | V2 | VDD |  |
|  |  |  | V3 | V5 |  |
|  |  | Power save - $\mathrm{V}_{\mathrm{DD}}$ |  |  |  |
|  |  | COM output. LCD common drive output. One of $\mathrm{V}_{\mathrm{D}}, \mathrm{V}_{1}, \mathrm{~V}_{4}$ and $\mathrm{V}_{5}$ levels is selected by combination of scan data and FR signal. |  |  |  |
|  |  | Scan data FR | On output voltage |  |  |
|  |  | HIGH $\quad \mathrm{HIGH}$ | V5 |  |  |
|  |  | HIGH LOW | VDD |  |  |
|  |  | LOW HIGH | V1 |  |  |
|  |  | LOW LOW | V4 |  |  |
|  |  | Power save | $V_{D D}$ |  |  |
| coms | 0 | Indicator COM output. Effective only with the S S1D15305 and "HZ" with When multiple numbers S1D15304, S1D15305 master and slave units. | hen it is not used D15300, S1D153 the S1D15301. of the S1D15300, used, the same | it is made open. <br> 2, S1D15303 and S1D15304, <br> S1D15302, S1D15303 and COMS signal is output to both | 1 |

## 6. FUNCTIONAL DESCRIPTION

## Microprocessor Interface

## Interface type selection

The S1D15300 series can transfer data via 8-bit bi-directional data buses (D7 to D0) or via serial data input (SI). When HIGH or LOW is selected for the polarity of P/S pin, either 8-bit parallel data input or serial data input can be selected as shown in Table 1. When serial data input is selected, RAM data cannot be read out.

Table 1

| P/S | Type | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D0 to D5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH LOW | Parallel input Serial input | $\frac{\overline{\mathrm{CS} 1}}{\mathrm{CS} 1}$ | $\begin{aligned} & \text { CS2 } \\ & \text { CS2 } \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & \text { A0 } \end{aligned}$ | $\overline{\mathrm{RD}}$ | $\overline{W R}$ | C86 | $\begin{aligned} & \text { D7 } \\ & \text { SI } \end{aligned}$ | $\begin{gathered} \text { D6 } \\ \text { SCL } \end{gathered}$ | D0 to D5 <br> (HZ) |

"-" must always be HIGH or LOW.
Parallel input
When the S1D15300 series selects parallel input (P/S = HIGH), the 8080 series microprocessor or 6800 series microprocessor can be selected by causing the C86 pin to go HIGH or LOW as shown in Table 2.

Table 2

| C86 | Type | $\overline{\text { CS1 }}$ | CS2 | A0 | RD | WR | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH | 6800 micro- <br> processor bus <br> LOW <br> processor bus | $\overline{\text { CS1 }}$ | CS2 | A0 | E | R/W | D0 to D7 |

## Data Bus Signals

The S1D15300 series identifies the data bus signal according to A0, E, R/ $\overline{\mathrm{W}},(\overline{\mathrm{RD}}, \overline{\mathrm{WR}})$ signals.
Table 3

| Common | 6800 processor | 8080 processor |  | Function |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0}$ | $\mathbf{( R} / \overline{\mathbf{W}})$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 0 | 1 | 0 | Writes display data. |
| 0 | 1 | 0 | 1 | Reads status. |
| 0 | 0 | 1 | 0 | Writes control data in internal register. (Command) |

## Serial Interface (P/S is low)

The serial interface consists of an 8-bit shift register and a 3-bit counter. The serial data input and serial clock input are enabled when $\overline{\mathrm{CS} 1}$ is low and CS2 is high (in chip select status). When chip is not selected, the shift register and counter are reset.
Serial data of D7, D6, .., D0 is read at D7 in this sequence when serial clock (SCL) goes high. They are converted into 8-bit parallel data and processed on rising edge of every eighth serial clock signal.
The serial data input (S1) is determined to be the display data when A0 is high, and it is control data when A 0 is low. A0 is read on rising edge of every eighth clock signal.
Figure 1 shows a timing chart of serial interface signals. The serial clock signal must be terminated correctly against termination reflection and ambient noise. Operation checkout on the actual machine is recommended.


Figure 1

## Chip Select Inputs

The S1D15300 series has two chip select pins, $\overline{\mathrm{CS} 1}$ and CS2 and can interface to a microprocessor when $\overline{\mathrm{CS} 1}$ is low and CS2 is high. When these pins are set to any other combination, D0 to D7 are high impedance and $\mathrm{A} 0, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs are disabled.
When serial input interface is selected, the shift register and counter are reset.

## Access to Display Data RAM and Internal Registers

The S1D15300 series can perform a series of pipeline processing between LSI's using bus holder of internal data bus in order to match the operating frequency of display RAM and internal registers with the microprocessor. For example, the microprocessor reads data from display RAM in the first read (dummy) cycle, stores it in bus holder, and outputs it onto system bus in the next data read cycle.

Also, the microprocessor temporarily stores display data in bus holder, and stores it in display RAM until the next data write cycle starts.
When viewed from the microprocessor, the S1D15300 series access speed greatly depends on the cycle time rather than access time to the display RAM ( $\mathrm{t}_{\mathrm{ACC}}$ ). It shows the data transfer speed to/from the microprocessor can increase. If the cycle time is inappropriate, the microprocessor can insert the NOP instruction that is equivalent to the wait cycle setup. However, there is a restriction in the display RAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).
-Write

-Read


Figure 2

## Busy Flag

The Busy flag is set when the S1D15300 series starts to operate. During operating, it accepts Read Status instruction only. The busy flag signal is output at pin D7 when Read Status is issued. If the cycle time $\left(\mathrm{t}_{\mathrm{cyc}}\right)$ is correct, the microprocessor needs not to check the flag before issuing a command. This can greatly improve the microprocessor performance.

## Initial Display Line Register

When the display RAM data is read, the display line according to

COM0 (usually, the top line of screen) is determined using register data. The register is also used for screen scrolling and page switching.

The Set Display Start Line command sets the 6-bit display start address in this register. The register data is preset on the line counter each time FR signal status changes. The line counter is incremented by CL signal and it generates a line address to allow 132-bit

## Column Address Counter

This is a 8 bit presettable counter that provides column address to the display RAM (refer to Figure 4). It is incremented by 1 when a Read/ Write command is entered. However, the counter is not incremented but locked if a non-existing address above 84 H is specified. It is unlocked when a column address is set again. The Column Address counter is independent of Page Address register.
When ADC Select command is issued to display inverse display, the column address decoder inverts the relationship between RAM column address and display segment output.

## Page Address Register

This is a 4-bit page address register that provides page address to the display RAM (refer to Figure 4). The microprocessor issues Set Page Address command to change the page and access to another page. Page address 8 (D3 is high, but D2, D1 and D0 are low) is

RAM area dedicate to the indicator, and display data D0 is only valid.

## Display Data RAM

The display data RAM stores pixel data for LCD. It is a 65 -column by 132 -row (8-page by 8 bit+1) addressable array. Each pixel can be selected when page and column addresses are specified.
The time required to transfer data is very short because the microprocessor enters D0 to D7 corresponding to LCD common lines as shown in Figure 3. Therefore, multiple S1D15300 can easily configure a large display having the high flexibility with very few data transmission restriction.
The microprocessor writes and reads data to/from the RAM through I/O buffer. As LCD controller operates independently, data can be written into RAM at the same time as data is being displayed, without causing the LCD to flicker.



Figure 3

Relationship between display data RAM and addresses (if initial display line is 1 CH ):


Figure 4

## Output Status Selector

The S1D15300 series except S1D15301 can set a COM output scan direction to reduce restrictions at LCD module assembly. This scan direction is set by setting " 1 " or " 0 " in the output status register D3. Fig. 5 shows the status.

Fig. 5 shows the status.


The COMS pin is assigned to COM32 on S1D15300 and it is assigned to COM64 on S1D15302 independent from their output status.
The COMS pin of the S1D15303 is assigned to COM16 the COMS pin of the S1D15304 is assigned to COM8 and the COMS pin of the S1D15305 is assigned to COM34.

Figure 5 shows the COM output pin numbers of S1D15302D00** and S1D15302D11** in the master mode. In the slave mode, COM0 to COM31 must be replaced by COM32 to COM63.


## Display Timing Generator

This section explains how the display timing generator circuit operates.

## Signal generation to line counter and display data latch circuit

The display clock (CL) generates a clock to the line counter and a latch signal to the display data latch circuit.
The line address of the display RAM is generated in synchronization with the display clock. 132-bit display data is latched by the display data latch circuit in synchronization with the display clock and output to the segment LCD drive output pin.
The display data is read to the LCD drive circuit completely independent of access to the display data RAM from the microprocessor.

## LCD AC signal (FR) generation

The display clock generates an LCD AC signal (FR). The FR causes the LCD drive circuit to generate a AC drive waveform.
It generates a 2-frame AC drive waveform.

When the S1D15300 is operated in slave mode on the assumption of multi-chip, the FR pin and CL pin become input pins.

## Common timing signal generation

The display clock generates an internal common timing signal and a start signal (DYO) to the common driver. A display clock resulting from frequency division of an oscillation clock is output from the CL pin.
When an AC signal (FR) is switched, a high pulse is output as a DYO output at the training edge of the previous display clock.
Refer to Fig. 6. The DYO output is output only in master mode. When the S1D15300 series is used for multi-chip, the slave requires to receive the FR, CL, DOF signals from the master. Table 4 shows the FR, CL, DYO and DOF status.

Table 4

| Model | Operation <br> mode | FR | CL | DYO | $\overline{\text { DOF }}$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| S1D1530*D**** | Master | Output | Output | Output | Output |
|  | Slave | Input | Input | Hz | Input |

HZ denotes a high-impedance status.

Example of S1D15300D00B* 1/33 duty

- Dual-frame AC driver waveforms


Fig. 6

## Display Data Latch Circuit.

This circuit temporarily stores (or latches) display data (during a single common signal period) when it is output from display RAM to LCD panel driver circuit. This latch is controlled by Display in normal/in reverse Display ON/OFF and Static All-display on commands. These commands do not alter the data.

## LCD Driver

This is a multiplexer circuit consisting of 133 segment outputs to generate four-level LCD panel drive signals. The LCD panel drive voltage is generated by a specific combination of display data, COM scan signal, and FR signal. Figure 8 gives an example of SEG and COM output waveforms.

## Oscillator Circuit

This is an oscillator having a complete built-in type CR, and its output is used as the display timing signal source or as the clock for voltage booster circuit of the LCD power supply.
The oscillator circuit is available in master mode only.
The oscillator signal is divided and output as display clock at CL pin.

## Power Supply Circuit

The power supply circuit generates voltage to drive the LCD panel at low power consumption, and is available in S1D15300 master mode only. The power supply circuit consists of a voltage booster voltage regulator, and LCD drive voltage follower.
The power supply circuit built in the S1D15300 series is set for a small-scale LCD panel and is inappropriate to a large-pixel panel and a large-display-capacity LCD panel using multiple chips. As the large LCD panel has the dropped display quality due to a large load capacity, it must use an external power source.

The power circuit is controlled by Set Power Control command. This command sets a three-bit data in Power Control register to select one of eight power circuit functions. The external power supply and part of internal power circuit functions can be used simultaneously. The following explains how the Set Power Control command works.
[Control by Set Power Control command]
D2 turns on when triple booster control bit goes high, and D2 turns off when this bit goes low.

D1 turns on when voltage regulator control bit goes high, and D1 turns off when this bit goes low.

D0 turns on when voltage follower control bit goes high, and D0 turns off when this bit goes low.
[Practical combination examples]
Status 1: To use only the internal power supply.
Status 2: To use only the voltage regulator and voltage follower.
Status 3: To use only the voltage follower. input the external voltage as V5=Vout.
Status 4: To use only an external power supply because the internal power supply does not operate.

* The voltage booster terminals are CAP1+, CAP1-, CAP2+, CAP2and CAP3-.
* Combinations other than those shown in the above table are possible but impractical.

|  | D2 D1 D0 |  |  | Voltage booster | Voltage regulator | Voltage follower | External voltage input | Voltage booster terminal | Voltage regulator terminal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | 1 | 1 | 1 | ON | ON | ON | - | Used | Used |
| (2) | 0 | 1 | 1 | OFF | ON | ON | V OUT | OPEN | Used |
| (3) | 0 | 0 |  | OFF | OFF | ON | $V_{5}$ | OPEN | OPEN |
| (4) | 0 | 0 | 0 | OFF | OFF | OFF | $\mathrm{V}_{1}$ to $\mathrm{V}_{5}$ | OPEN | OPEN |

## Booster circuit

If capacitors C 1 are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-, CAP1+ and CAP3- and VSS and VOUT, the potential between VDD and VSS is boosted to quadruple toward the negative side and it is output at VOUT.
For triple boosting, remove only capacitor C 1 between $\mathrm{CAP}+1$ and CAP3- from the connection of quadruple boosting operation and jumper between CAP3- and VOUT. The triple boosted voltage appears at VOUT (CAP3-).

For double boosting, remove only capacitor C 1 between CAP2+ and CAP2- from the connection of triple boosting operation, open CAP+2 and jumper between CAP2- and VOUT (CAP3-). The double boosted voltage appears at VOUT (CAP3-, CAP2-).
For quadruple boosting, set a VSS voltage range so that the voltage at VOUT may not exceed the absolute maximum rating.
As the booster circuit uses signals from the oscillator circuit, the oscillator circuit must operate.
Subsection 10.1.1 gives an external wiring example to use master and slave chips when on-board power supply is active.


## Voltage regulator circuit

The boosting voltage occurring at $\mathrm{V}_{\text {OUT }}$ is sent to the voltage regulator and the $\mathrm{V}_{5}$ liquid crystal display (LCD) driver voltage is output. This $\mathrm{V}_{5}$ voltage can be determined by the following equation when resistors Ra and $\mathrm{Rb}(\mathrm{R} 1, \mathrm{R} 2$ and R 3$)$ are adjusted within the range of $|\mathrm{V} 5|<\left|\mathrm{V}_{\mathrm{OUT}}\right|$.

$$
\begin{aligned}
V_{5}= & \left(1+\frac{R b}{R a}\right) \text { VREG }+ \text { IREF } \cdot R b \\
= & \left(1+\frac{R 3+R 2-\Delta R 2}{R 1+\Delta R 2}\right) \text { VREG } \\
& + \text { IREF } \cdot(R 3+R 2-\Delta R 2)
\end{aligned}
$$


$\mathrm{V}_{\mathrm{REG}}$ is the constant voltage source of the IC, and in case of Type 1, it is constant and $\mathrm{V}_{\mathrm{REG}} \doteqdot-2.55 \mathrm{~V}$ (if $\mathrm{V}_{\mathrm{DD}}$ is 0 V ), In case of Type 2, $\mathrm{V}_{\mathrm{REG}}=\mathrm{V}_{\mathrm{SS}}$ ( $\mathrm{V}_{\mathrm{DD}}$ basis). To adjust the $\mathrm{V}_{5}$ output voltage, insert a variable resistor between $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$ as shown. A combination of R1 and R3 constant resistors and R2 variable resistor is recommended for fine-adjustment of $\mathrm{V}_{5}$ voltage.

Setup example of resistors R1, R2 and R3:
When the Electronic Volume Control Function is OFF (electronic volume control register values are (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ ):

$$
\begin{aligned}
\mathrm{V}_{5}= & \frac{(1+\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2)}{\mathrm{R} 1+\Delta \mathrm{R} 2} \mathrm{~V}_{\mathrm{REG}} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \text {. (1) } \\
& \left(\mathrm{As} \mathrm{I}_{\mathrm{REF}}=0 \mathrm{~A}\right) \\
& \bullet \mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=5 \mathrm{M} \Omega \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . \text { (2) }
\end{aligned}
$$

(Determined by the current passing between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$ )

- Variable voltage range by $\mathrm{R} 2 \quad \mathrm{~V}_{5}=-6$ to -10 V (Determined by the LCD characteristics) $\Delta \mathrm{R} 2=\mathrm{O} \Omega, \mathrm{V}_{\mathrm{REG}}=-2.55 \mathrm{~V}$

$$
\begin{aligned}
& \text { To obtain } \mathrm{V}_{5}=-10 \mathrm{~V} \text {, from equation (1): } \\
& \mathrm{R} 2+\mathrm{R} 3=2.92 \times \mathrm{R} 1 \ldots \ldots \ldots \ldots \ldots \ldots . .(3) \\
& \Delta \mathrm{R} 2=\mathrm{R} 2, \mathrm{~V}_{\mathrm{REG}}=-2.55 \mathrm{~V} \\
& \text { To obtain } \mathrm{V}_{5}=-6 \mathrm{~V} \text {, from equation (1): } \\
& \quad 1.35 \times(\mathrm{R} 1+\mathrm{R} 2)=\mathrm{R} 3 \ldots \ldots \ldots \ldots \ldots . . \text { (4) }
\end{aligned}
$$

From equations (2), (3) and (4):

$$
\begin{aligned}
& \mathrm{R} 1=1.27 \mathrm{M} \Omega \\
& \mathrm{R} 2=0.85 \mathrm{M} \Omega \\
& \mathrm{R} 3=2.88 \mathrm{M} \Omega
\end{aligned}
$$

The voltage regulator circuit has a temperature gradient of approximately $-0.2 \% /{ }^{\circ} \mathrm{C}$ as the $\mathrm{V}_{\text {REG }}$ voltage. To obtain another temperature gradient, use the Electronic Volume Control Function for software processing using the MPU.

As the $V_{R}$ pin has a high input impedance, the shielded and short lines must be protected from a noise interference.

## Voltage regulator using the Electronic Volume Control Function

The Electronic Volume Control Function can adjust the intensity (brightness level) of liquid crystal display (LCD) screen by command control of $\mathrm{V}_{5} \mathrm{LCD}$ driver voltage.
This function sets five-bit data in the electronic volume control register, and the $\mathrm{V}_{5} \mathrm{LCD}$ driver voltage can be one of 32 -state voltages.
To use the Electronic Volume Control Function, issue the Set Power Control command to simultaneously operate both the voltage regulator circuit and voltage follower circuit.
Also, when the boosting circuit is off, the voltage must be supplied from $V_{\text {OUT }}$ terminal.
When the Electronic Volume Control Function is used, the $\mathrm{V}_{5}$ voltage can be expressed as follows:

$$
\begin{array}{r}
\mathrm{V}_{5}=\left(1+\frac{\mathrm{Rb}}{\mathrm{Ra}}\right) \mathrm{V}_{\mathrm{REG}}+\mathrm{Rb} \times \Delta \mathrm{I}_{\mathrm{REF}} \\
\text { Variable voltage range }
\end{array}
$$

The increased $\mathrm{V}_{5}$ voltage is controlled by use of $\mathrm{I}_{\text {REF }}$ current source of the IC. (For 32 voltage levels, $\Delta \mathrm{I}_{\mathrm{REF}}=\mathrm{I}_{\mathrm{REF}} / 31$ )

The minimum setup voltage of the $\mathrm{V}_{5}$ absolute value is determined by the ratio of external Ra and Rb , and the increased voltage by the Electronic Volume Control Function is determined by resistor Rb. Therefore, the resistors must be set as follows:

1) Determine $R b$ resistor depending on the $V_{5}$ variable voltage range by use of the Electronic Volume Control.
$\mathrm{Rb}=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\mathrm{I}_{\mathrm{REF}}}$
2) To obtain the minimum voltage of the $V_{5}$ absolute value, determine Ra using the Rb of Step 1) above.

$$
\mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{~V}_{5}}{\mathrm{~V}_{\mathrm{REG}}}-1} \quad\left\{\mathrm{~V}_{5}=(1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\mathrm{REG}}\right\}
$$

The S1D15300 series have the built-in $\mathrm{V}_{\text {REG }}$ reference voltage and $\mathrm{I}_{\text {REF }}$ current source which are constant during voltage variation. However, they may change due to the variation occurring in IC manufacturing and due to the temperature change as shown below. Consider such variation and temperature change, and set the Ra and Rb appropriate to the LCD used.

$$
\begin{array}{rr}
\mathrm{V}_{\mathrm{REG}}=-2.55 \mathrm{~V} \pm 0.20 \mathrm{~V} \text { (Type1) } & \mathrm{V}_{\mathrm{REG}}=-0.2 \% /{ }^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{REG}}= & \mathrm{V}_{\mathrm{SS}}\left(\mathrm{~V}_{\mathrm{DD}}\right. \text { basis) (Type2) } \\
\mathrm{V}_{\mathrm{REG}}=-0.00 \% /{ }^{\circ} \mathrm{C} \\
\mathrm{I}_{\mathrm{REF}}= & -3.2 \mu \mathrm{~A} \pm 40 \% \text { (For 16 levels) } \\
& -6.5 \mu \mathrm{~A} \pm 40 \% \text { (For 32 levels) }
\end{array}
$$

Ra is a variable resistor that is used to correct the $\mathrm{V}_{5}$ voltage change due to $\mathrm{V}_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. Also, the contrast adjustment is recommended for each IC chip.
Before adjusting the LCD screen contrast, set the electronic volume control register values to (D4,D3,D2,D1,D0) $=(1,0,0,0,0)$ or ( $0,1,1,1,1$ ) first.
When not using the Electronic Volume Control Function, set the register values to (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ by sending the $\overline{\mathrm{RES}}$ signal or the Set Electronic Volume Control Register command.

Setup example of constants when Electronic Volume Control Function is used:
$\mathrm{V}_{5}$ maximum voltage: $\quad \mathrm{V}_{5}=-6 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0) = ( $0,0,0,0,0$ ))
$\mathrm{V}_{5}$ minimum voltages: $\quad \mathrm{V}_{5}=-10 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0) = (1,1,1,1,1))
$\mathrm{V}_{5}$ variable voltage range: 4 V
Variable voltage levels: 32 levels

1) Determining the Rb :

$$
\mathrm{R} 3=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\left|\mathrm{I}_{\mathrm{REF}}\right|}=\frac{4 \mathrm{~V}}{6.5 \mu \mathrm{~A}} \underline{\mathrm{Rb}}=625 \mathrm{~K} \Omega
$$

2) Determining the Ra:

$$
\begin{aligned}
& \mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{~V}_{5} \mathrm{max}}{\mathrm{~V}_{\mathrm{REG}}}-1}=\frac{625 \mathrm{k} \Omega}{\frac{-6 \mathrm{~V}}{-2.55 \mathrm{~V}}-1} \\
& \begin{aligned}
& \mathrm{Ta}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{5} \mathrm{max}=(1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} \\
&=(1+625 \mathrm{k} / 442 \mathrm{k}) \times(-2.55 \mathrm{~V}) \\
&=-6.0 \mathrm{~V} \\
& \mathrm{~V}_{5} \min =\mathrm{V}_{5} \mathrm{max}+\mathrm{Rb} \times \mathrm{I}_{\text {REF }} \\
&=-6 \mathrm{~V}+625 \mathrm{k} \times(-6.5 \mu \mathrm{~A}) \\
&=-10.0 \mathrm{~V}
\end{aligned}
\end{aligned}
$$

$$
\mathrm{Ra}=462 \mathrm{~K} \Omega
$$



According to the $\mathrm{V}_{5}$ voltage and temperature change, equation (5) can be as follows (if $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ reference):

$$
\begin{array}{rlr}
\mathrm{Ta}=-10^{\circ} \mathrm{C} & & \\
\mathrm{~V}_{5} \mathrm{max}= & (1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} & \left(\mathrm{Ta}=-10^{\circ} \mathrm{C}\right) \\
= & (1+625 \mathrm{k} / 462 \mathrm{k}) \times(-2.55 \mathrm{~V}) & \\
& \times\left\{1+\left(-0.2 \% /{ }^{\circ} \mathrm{C}\right) \times\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -6.42 \mathrm{~V} & \\
\mathrm{~V}_{5} \mathrm{~min}= & \mathrm{V}_{5} \mathrm{max}+\mathrm{Rb} \times \mathrm{I}_{\text {REF }} & \left(\mathrm{Ta}=-10^{\circ} \mathrm{C}\right) \\
= & -6.42 \mathrm{~V}+625 \mathrm{k} & \\
& \times\left\{-6.5 \mu \mathrm{~A}+\left(0.052 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -11.63 \mathrm{~V} \\
\mathrm{Ta}=-50^{\circ} \mathrm{C} & & \\
\mathrm{~V}_{5} \mathrm{max}= & (1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} & \left(\mathrm{Ta}=50^{\circ} \mathrm{C}\right) \\
= & (1+625 \mathrm{k} / 462 \mathrm{k}) \times(-2.55 \mathrm{~V}) \\
& \times\left\{1+\left(-0.2 \% /{ }^{\circ} \mathrm{C}\right) \times\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -5.7 \mathrm{~V} & \\
\mathrm{~V}_{5} \mathrm{~min} & & \mathrm{~V}_{5} \mathrm{max}+\mathrm{Rb} \times \mathrm{I}_{\mathrm{REF}} \\
= & -5.7 \mathrm{~V}+625 \mathrm{k} & \left(\mathrm{Ta}=50^{\circ} \mathrm{C}\right) \\
& \times\left\{-6.5 \mu \mathrm{~A}+\left(0.052 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -8.95 \mathrm{~V}
\end{array}
$$

The margin must also be determined in the same procedure given above by considering the $\mathrm{V}_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. This margin calculation results show that the $\mathrm{V}_{5}$ center value is affected by the $\mathrm{V}_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. The voltage setup width of the Electronic Volume Control depends on the $\mathrm{I}_{\text {REF }}$ variation. When the typical value of $0.2 \mathrm{~V} /$ step is set, for example, the maximum variation range of 0.12 to 0.28 V must be considered.

In case of Type 2, it so becomes that $V_{\text {REG }}=V_{S S}$ ( $V_{D D}$ basis) and there is no temperature gradient. However, $I_{\text {REF }}$ carries the same temperature characteristics as with Type 1.

## Command Sequence when Built-in Power Supply is Turned OFF

To turn off the built-in power supply, follow the command sequence as shown below to turn it off after making the system into the standby mode.


## Voltage generator circuit


(3) when V 5 is input from the outside $(\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(0,0,1)$

(4) when the on-chip power circuit is used

| Reference setup value: $\begin{aligned} & \text { S1D15300 } \\ & \text { V1 } 5 ¢-7 \text { to }-9 \mathrm{~V} \\ & \mathrm{~S} 15301 \\ & \mathrm{~V} 5 \\ & \text { S1D15302 } \\ & \text { V5 }\end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | SED1530 | SED1531 | SED1532 |
| C1 | $1.0 \sim 4.7 \mathrm{uF}$ | $1.0 \sim 4.7 \mathrm{uF}$ | $1.0 \sim 4.7 \mathrm{uF}$ |
| C2 | 0.22~0.47 uF | $0.47 \sim 1.0 \mathrm{uF}$ | $0.47 \sim 1.0 \mathrm{uF}$ |
| R1 | $700 \mathrm{~K} \Omega$ | $1 \mathrm{M} \Omega$ | $1 \mathrm{M} \Omega$ |
| R2 | $200 \mathrm{~K} \Omega$ | $200 \mathrm{~K} \Omega$ | $200 \mathrm{~K} \Omega$ |
| R3 | $1.6 \mathrm{M} \Omega$ | $4 \mathrm{M} \Omega$ | $4 \mathrm{M} \Omega$ |
| $\begin{aligned} & \text { LCD } \\ & \text { SIZE } \end{aligned}$ | $16 \times 50 \mathrm{~mm}$ | $32 \times 64 \mathrm{~mm}$ | $32 \times 100 \mathrm{~mm}$ |
| $\begin{gathered} \text { DOT } \\ \text { CONFIGURATION } \end{gathered}$ | $32 \times 100$ | $64 \times 128$ | $64 \times 200$ |

1: As the input impedance of VR is high, a noise protection using short wire and cable shield is required.
*2: C1 and C2 depend on the capacity of the LCD panel to be driven. Set a value so that the LCD drive voltage may be stable.
[Setup example]
Turn on the voltage regulator and voltage follower and give an external voltage to Vout. Display a horizontal-stripe LCD heavy load pattern and determine C2 so that the LCD drive voltage ( $\mathrm{V}_{1}$ to $\mathrm{V}_{5}$ ) may be stable. However, the capacity value of C2 must be all equal. Next, turn on all the on-board power supplies and determine C 1 .
*3: LCD SIZE means the length and breadth of the display portion of the LCD panel.

| Model | LCD drive voltage |
| :---: | :---: |
| S1D15300 | $1 / 5$ or $1 / 6$ bias |
| S1D15301 | $1 / 6$ or $1 / 8$ bias |
| S1D15302 |  |

* Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between Vout and VSS2) of this IC are being switched over by use of the transistor with very low ONresistance of about $10 \Omega$. However, when installing the COG,

## Reset Circuit

When the RES input goes low, this LSI is initialized.
Initialized status

1. Display OFF
2. Normal display
3. ADC select: Normal display ( ADC command $\mathrm{D} 0=$ low)
4. Read modify write OFF
5. Power control register (D2, D1, D0) $=(0,0,0)$
6. Register data clear in serial interface
7. LCD power supply bias ratio $1 / 6$ (S1D15300), $1 / 8$ (S1D15301, SE1D15302)
8. Static indicator: OFF
9. Display start line register set at line 1
10. Column address counter set at address 0
11. Page address register set at page 0
12. Output status register $(D 3)=(0)$
13. Electronic control register set at 0
14. Test command OFF

As seen in 11. Microprocessor Interface (Reference Example), connect the $\overline{\mathrm{RES}}$ pin to the reset pin of the microprocessor and initialize the microprocessor at the same time.

In case the S1D15300 series does not use the internal LCD power supply circuit, the $\overline{\text { RES }}$ must be low when the external LCD power supply is turned on.

When $\overline{\text { RES }}$ goes low, each register is cleared and set to the above initialized status. However, it has no effect on the oscillator circuit and output pins (FR, CL, DYO, D0 to D7).
The initialization by $\overline{\mathrm{RES}}$ pin signal is always required during power-on. If the control signal from the MPU is HZ, an overcurrent may flow through the IC. A protection is required to prevent the HZ signal at the input pin during power-on.

Be sure to initialize it by $\overline{\mathrm{RES}}$ pin when turning on the power supply. When the reset command is used, only parameters 8 to 14 in the above initialization are executed.
the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.
Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.
2. Connection of the smoothing capacitors for the liquid crystal drive
The smoothing capacitors for the liquid crystal driving potentials ( $\mathrm{V}_{1}$. V2, V3 and V 4 ) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally. Reference value of the resistance is $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$.
Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.
Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 1.


Exemplary connection diagram 2.



Figure 8

## 7. COMMANDS

The S1D15300 series uses a combination of A0, $\overline{\mathrm{RD}}(\mathrm{E})$ and $\overline{\mathrm{WR}}(\mathrm{R} /$ $\overline{\mathrm{W}}$ ) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only regardless of external clock, its processing speed is very high and its busy check is usually not required. The 8080 series microprocessor interface enters a read status when a low pulse is input to the $\overline{\mathrm{RD}}$ pin and a write status when a low pulse is input to the $\overline{\mathrm{WR}}$ pin. The 6800 series microprocessor interface enters a read status when a high pulse is input to the $\mathrm{R} / \overline{\mathrm{W}}$ pin and a write status when a low pulse is input to this pin. When a high pulse is input to the E pin, the command is activated. (For timing, see Timing Characteristics.) Accordingly, in the command explanation and command table, $\overline{\mathrm{RD}}(\mathrm{E})$ becomes 1 (high) when the 6800 series microprocessor interface reads status or display data. This is an only different point from the 8080 series microprocessor interface.

Taking the 8080 series microprocessor interface as an example, commands will be explained below.
When the serial interface is selected, input data starting from D7 in sequence.
(1) Display ON/OFF

Alternatively turns the display on and off.

| A0 | $\overline{\mathrm{E}}$ | $\overline{\mathrm{RD}} \overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

The display turns off when D goes low, and it turns on when D goes high.
(2) Start Display Line

Specifies line address (refer to Figure 4) to determine the initial display line, or COM0. The RAM display data becomes the top line of LCD screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the line address, the smooth scrolling or page change takes place.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | A5 | A4 | A3 | A2 | A1 | A0 |

$\leftarrow \quad$ High-order bit

| A5 | A4 | A3 | A2 | A1 | A0 | Line address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 |
|  |  |  | $:$ |  |  | $\vdots$ |
| 1 | 1 | 1 | 1 | 1 | 0 | 62 |
| 1 | 1 | 1 | 1 | 1 | 1 | 63 |

(3) Set Page Address

Specifies page address to load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed. Page address 8 is the display RAM area dedicate to the indicator, and only D0 is valid for data change.

| A0 | E | $\mathrm{R} / \mathrm{W}$ | WR | D 4 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | D |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | A3 | A2 | A1 | A0 |


| A3 | A2 | A1 | A0 | Page Address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |

(4) Set Column Address

Specifies column address of display RAM. Divide the column address into 4 higher bits and 4 lower bits. Set each of them succession. When the microprocessor repeats to access to the display RAM, the column address counter is incremented by 1 during each access until address 132 is accessed. The page address is not changed during this time.

Higher bits
Lower bits

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}} \mathrm{R} / \overline{\mathrm{W}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | A 7 | A 6 | A 5 | A 4 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | A 3 | A 2 | A 1 | A 0 |


| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 131 |

(5) Read Status

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ONOFF | RESET | 0 | 0 | 0 | 0 |

BUSY: When high, the S1D15206 series is busy due to internal operation or reset. Any command is rejected until BUSY goes low. The busy check is not required if enough time is provided for each cycle.

ADC: Indicates the relationship between RAM column address and segment drivers. When low, the display is normal and column address "131-n" corresponds to segment driver n. When high, the display is reversed and column address $n$ corresponds to segment driver $n$.

ON/OFF: Indicates whether the display is on or off. When goes low, the display turns on. When goes high, the display turns off. This is the opposite of Display ON/OFF command.

RESET: Indicates the initialization is in progress by $\overline{\mathrm{RES}}$ signal or by Reset command. When low, the display is on. When high, the chip is being reset.
(6) Write Display Data

Writes 8-bit data in display RAM. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write data |  |  |  |  |  |  |  |

7) Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details. Note that no display data can be read via the serial interface.

| A0 | $\overline{\mathrm{RD}}$ | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read data |  |  |  |  |  |  |  |

(8) ADC Select

Changes the relationship between RAM column address and segment driver. The order of segment driver output pins can be reversed by software. This allows flexible IC layout during LCD module assembly. For details, refer to the column address section of Figure 4. When display data is written or read, the column address is incremented by 1 as shown in Figure 4.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

When D is low, the right rotation (normal direction). When D is high, the left rotation (reverse direction).
(9) Normal/Reverse Display

Reverses the Display ON/OFF status without rewriting the contents of the display data RAM.

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D |

When D is low, the RAM data is high, being LCD ON potential (normal display).
When D is high, the RAM data is low, being LCD ON potential (reverse display).
(10) Entire Display ON

Forcibly turns the entire display on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held.
This command has priority over the Normal/Reverse Display command. When D is low, the normal display status is provided.

| A0 | E | $\mathrm{R} / \overline{\mathrm{WD}}$ | WR | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

When D is high, the entire display ON status is provided. If the Entire Display ON command is executed in the display OFF status, the LCD panel enters Power Save mode. Refer to the Power Save section for details.
(11) Set LCD Bias

Selects a bias ratio of the voltage required for driving the LCD. This command is enabled when the voltage follower in the power supply circuit operates.
(The LCD bias setting command is invalid for the S1D15303 and S1D15304. They are being fixed to the $1 / 5$ bias.)

| A0 | E | $\mathrm{RD} / \mathrm{W}$ | DR | D | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | D |

The potential V5 is resistively divided inside the IC to produce potentials $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ which are necessary to drive the LCD. The bias ratio can be selected using the LCD bias setting command. (The S1D15303 and S1D15304 are fixed to $1 / 5$ bias.)
Moreover, the potentials $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and V 4 are converted in the impedance and supplied to the LCD drive circuit.

| Model | Bias ratio of LCD power supply |
| :---: | :---: |
| S1D15300 | $1 / 5$ bias or $1 / 6$ bias |
| S1D15301 | $1 / 6$ bias or $1 / 8$ bias |
| S1D15302 | $1 / 5$ bias |
| S1D15303 |  |

(12) Read-Modify-Write

A pair of Read-Modify-Write and End commands must always be used. Once Read-Modify-Write is issued, column address is not incremented by Read Display Data command but incremented by Write Display Data command only. It continues until End command is issued. When the End is issued, column address returns to the address when Read-ModifyWrite was issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \mathrm{W}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Note: Any command except Read/Write Display Data and Set Column Address can be issued during Read-Modify-Write mode.

- Cursor display sequence

(13) End

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write was issued).

| A 0 | E | $\mathrm{R} / \overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |


(14) Reset

Resets the Initial Display Line register, Column Address counter, Page Address register, and output status selector circuit to their initial status. The Reset command does not affect on the contents of display RAM. Refer to the Reset circuit section of FUNCTIONAL DESCRIPTION.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathrm{R} / \overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The Reset command cannot initialize LCD power supply. Only the Reset siganl to the $\overline{\mathrm{RES}}$ pin can initialize the supplies.
(15) Output Status Select Register

Applicable to the S1D15300 and S1D15302. When D is high or low, the scan direction of the COM output pin is selectable. Refer to Output Status Selector Circuit in Functional Description for details.

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | $*$ | $*$ | $*$ |

D: Selects the scan direction of COM output pin

* : Invalid bit
(16) Set Power Control

Selects one of eight power circuit functions using 3-bit register. An external power supply and part of on-chip power circuit can be used simultaneously. Refer to Power Supply Circuit section of FUNCTIONAL DESCRIPTION for details.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | A2 | A1 | A0 |

When A0 goes low, voltage follower turns off. When A0 goes high, it turns on.
When A1 goes low, voltage regulator turns off. When A1 goes high, it turns on.
When A2 goes low, voltage booster turns off. When A2 goes high, it turns on.
(17) Set Electronic Control

Adjusts the contrast of LCD panel display by changing V5 LCD drive voltage that is output by voltage regulator of on-board power supply.
This command selects one of 32 V5 LCD drive voltages by storing data in 5-bit register. The V5 voltage adjusting range should be determined depending on the external resistance. Refer to the Voltage Regulator section of FUNCTIONAL DESCRIPTION for details.

| A0 | $\overline{R D}$ | $\overline{\mathrm{R} / \mathrm{W}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | A 4 | A 3 | A 2 | A 1 | A 0 |


| D4 | D3 | D2 | D1 | D0 | \| V5 | |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | LOW |
| 0 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 0 | 1 | 0 | $\downarrow$ |
| 1 | 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 0 |  |
| 1 | 1 | 1 | 1 | 1 | HIGH |

Set register to (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ to suppress electronic control function.
(18) Static Indicator

This command turns on or off static drive indicators. The indicator display is controlled by this command only, and it is not affected by the other display control commands.
Either FR or FRS terminal is connected to either of static indicator LCD drive electrodes, and the remaining terminal is connected to another electrode. When the indicator is turned on, the static drive operates and the indicator blinks at an interval of approximately one second. The pattern separation between indicator electrodes are dynamic drive electrodes is recommended. A closer pattern may cause an LCD and electrode deterioration.

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \mathrm{W}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | D |

D 0: Static indicator OFF
1: Static indicator ON
(19) Power Save (Compound Command)

When all displays are turned on during indicator off, the Power Save command is issued to greatly reduce the current consumption.
If the static indicators are off, the Power Save command sleeps the system. If on, this command stands by the system.

Release the Sleep mode using the both Power Save OFF command (Indicator ON command or All Indicator Displays OFF command) and Static Indictor ON command.
Release the Standby mode using the Power Save OFF command (Indicator ON command or All Indicator Displays OFF command).


Sleep mode
This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the microprocessor. The internal status in the sleep mode is as follows:
(1) Stops the oscillator circuit and LCD power supply circuit.
(2) Stops the LCD drive and outputs the VDD level as the segment/common driver output.
(3) Holds the display data and operation mode provided before the start of the sleep mode.
(4) The MPU can access to the built-in display RAM.

Standby mode
Stops the operation of the duty LCD display system and turns on only the static drive system to reduce current consumption to the minimum level required for static drive.
The ON operation of the static drive system indicates that the S1D15300 series is in the standby mode. The internal status in the standby mode is as follows:
(1) Stops the LCD power supply circuit.
(2) Stops the LCD drive and outputs the VDD level as the segment/common driver output. However, the static drive system operates.
(3) Holds the display data and operation mode provided before the start of the standby mode.
(4) The MPU can access to the built-in display RAM.

When the RESET command is issued in the standby mode, the sleep mode is set.

When the LCD drive voltage level is given by an external resistive driver, the current of this resistor must be cut so that it may be fixed to floating or VDD level, prior to or concurrently with causing the S1D15300 series to go to the sleep mode or standby mode.

When an external power supply is used, likewise, the function of this external power supply must be stopped so that it may be fixed to floating or VDD level, prior to or concurrently with causing the S1D15300 series to go to the sleep mode or standby mode.

When the common driver S1D16305 or S1D16501 is combined with the S1D15301 in the configuration, the $\overline{\mathrm{DOF}}$ pin of the S1D15301 must be connected to the DOFF pin of the S1D16305 or S1D16501.
(20) Test Command

This is the dedicate IC chip test command. It must not be used for normal operation. If the Test command is issued erroneously, set the - RES input to low or issue the Reset command to release the test mode.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | $*$ | $*$ | $*$ | $*$ |

* : Invalid bit

Cautions: The S1D15300 Series holds an operation status specified by each command. However, the internal operation status may be changed by a high level of ambient noise. It must be considered to suppress the noise on the its package and system or to prevent an ambient noise insertion. To prevent a spike noise, a built-in software for periodical status refreshment is recommended to use.
The test command can be inserted in an unexpected place. Therefore, it is recommended to enter the test mode reset command F0h during the refresh sequence.

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| (1) Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Turns on LCD panel when goes high, and turns off when goes low. |
| (2) Initial Display Line | 0 | 1 | 0 | 0 | 1 | Start display address |  |  |  |  |  | Specifies RAM display line for COMO. |
| (3) Set Page Address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Page address |  |  |  | Sets the display RAM page in Page Address register. |
| (4) Set Column Address 4 higher bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Higher column address |  |  |  | Sets 4 higher bits of column address of display RAM in register |
| (4) Set Column Address 4 lower bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Lower column address |  |  |  | Sets 4 lower bits of column address of display RAM in register |
| (5) Read Status | 0 | 0 | 1 | Status |  |  |  | 0 | 0 | 0 | 0 | Reads the status information. |
| (6) Write Display Data | 1 | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes data in display RAM. |
| (7) Read Display Data | 1 | 0 | 1 | Read data |  |  |  |  |  |  |  | Reads data from display RAM. |
| (8) ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets normal relationship between RAM column address and segment driver when low, but reverses the relationship when high. |
| (9) Normal/Reverse Display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Normal indication when low, but full indication when high. |
| (10) Entire Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects normal display (0) or Entire Display ON (1). |
| (11) Set LCD Bias | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets LCD drive voltage bias ratio. |
| (12) Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments Column Address counter during each write when high and during each read when low. |
| (13) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases the Read-Modify-Write. |
| (14) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Resets internal functions. |
| (15) Set Output Status Register | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | * | * | * | Selects COM output scan direction. * Invalid data |
| (16) Set Power Control | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Ope statu |  |  | Selects the power circuit operation mode. |
| (17) Set Electronic Control Register | 0 | 1 | 0 | 1 | 0 | 0 | Elec | onic | contr | valu |  | Sets V5 output voltage to Electronic Control register. |
| (18) Set Standby | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects standby status. $0: \text { OFF 1: ON }$ |
| (19) Power Save | - | - | - | - | - | - | - | - | - | - | - | Compound command of display OFF and entire display ON |
| (20) Test Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | IC Test command. Do not use! |
| (21) Test Mode Reset | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Command of test mode reset |

Note: Do not use any other command, or the system malfunction may result.

## 8. COMMAND SETTING (For Refrence)

## Instruction Setup Examples

## Initial setup

Note: As power is turned on, this IC outputs non-LCD-drive potentials $\mathrm{V}_{2}-\mathrm{V}_{6}$ from SEG terminal (generates output for driving the LCD) and $\mathrm{V}_{1}-\mathrm{V}_{4}$ from COM terminal (also used for generating the LCD drive output). If charge remains on the smoothing capacitor being inserted between the above LCD driving terminals, the display screen can be blacked out momentarily. In order to avoid this trouble, it is recommended to employ the following powering on procedure.

- When the built-in power is used immediately after the main power is turned on:

* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned.

Notes: *1: Refer to the "Reset Circuit" in the Function Description.
*2: Refer to the "LCD Bias Set" in the Command Description (11).
*3: Refer to the "ADC Select" in the Command Description (8).
*4: Refer to the "Output State Register Set" in the Command Description (15)
*5: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (17).
*6: Refer to the "Supply Circuit" in the Function Description and the "Power Control Set" in the Command Description (16).

- When the built-in power supply is not used immediately after the main power is turned on:

* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned. Check them on the actual system.

Notes: *1: Refer to the "Reset Circuit" in the Function Description.
*2: Refer to the "LCD Bias Set" in the Command Description (11).
*3: Refer to the "ADC Select" in the Command Description (8).
*4: Refer to the "Output State Register Set" in the Command Description (15)
*5: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (17).
*6: Refer to the "Supply Circuit" in the Function Description and the "Power Control Set" in the Command Description (16).
*7: You can select either the sleep mode or standby mode for the power save mode. Refer to the "Power Save (Multiple Commands)" in the Command Description (19).

## - Data Display



Notes: *8: Refer to the "Display Line Set" in the Command Description (2).
*9: Refer to the "Page Address Set" in the Command Description (3).
*10: Refer to the "Column Address Set" in the Command Description (4).
*11:Refer to the "Display Data Write" in the Command Description (6).
*12: Refer to the "Display ON/OFF" in the Command Description (1). It is recommended to avoid the all-white-display of the display start data.

- Powering Off *13


Notes: *13:This IC functions as the logic circuit of the power supplies VDD - Vss, and used for controlling the driver of LCD power supplies VDD - V5. Thus, if power supplies VDD - Vss are turned off while voltage is still present on LCD power supplies VDD - V5, drivers (COM and SEG) may output uncontrolled voltage. Therefore, you are required to observe the following powering off procedure: Turn the built-in power supply off, then turn off the IC power supplies (VDD - Vss) only after making sure that potential of V5 $\mathrm{V}_{1}$ is below the LCD panel threshold voltage level. Refer to the "Supply Circuit" in the Function Description.
*14: When the power save command is entered, you must not implement reset from $\overline{\operatorname{RES}}$ terminal until VDD - Vss power are turned off. Refer to the "Power Save" in the Command Description.

- Refresh

It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.


Notes: *15: Refer to the "Test Mode Cancellation" in the Command Description (21).

## 9. ABSOLUTE MAXIMUM RATINGS

| Parameter |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | VDD | -0.3 to +7.0 | V |
|  | Triple boosting |  | -0.3 to +6.0 |  |
|  | Quadruple boosting |  | -0.3 to +4.5 |  |
| Supply voltage range (1) (VDD Level) |  | $\mathrm{V}_{5}$, Vout | -18.0 to +0.3 | V |
| Supply voltage range (2) (VDD Level) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | $\mathrm{V}_{5}$ to +0.3 | V |
| Input voltage range |  | VIN | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage range |  | Vo | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Operating temperature range |  | TOPR | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | TCP | Tstr | -55 to +100 | ${ }^{\circ} \mathrm{C}$ |
|  | Bear chip |  | -55 to +125 |  |



Notes: 1. $\mathrm{V}_{1}$ to $\mathrm{V} 5, \mathrm{~V}_{\text {OUT }}$, voltages are based on $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$.
2. Voltages $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$ must always be satisfied.
3. If an LSI exceeds its absolute maximum rating, it may be damaged permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, an LSI malfunction or reduced LSI reliability may result.
10. ELECTRICAL CHARACTERISTICS

DC Characteristics
$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.


| Item |  | Symbol | Condition | Min. | Typ. | Max. | Unit | Pin used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input voltage | $V_{D D}$ | Triple boosting | 2.4 | - | 6.0 | V | *10 |
|  |  |  | Quadruple boosting | 2.4 | - | 4.5 |  |  |
|  | Booster output voltage | $\mathrm{V}_{\text {OUT }}$ | Triple voltage conversion (VDD level) | -18.0 | - | - | V | $\mathrm{V}_{\text {OUT }}$ |
|  | Voltage regulator operation voltage | $\mathrm{V}_{\text {OUT }}$ | (Vdd level) | -18.0 | - | -6.0 | V | $\mathrm{V}_{\text {OUT }}$ |
|  | Voltage follower operation voltage | V5 | (Vdd level) | -18.0 | - | -6.0 | V | *11 |
|  |  |  |  | -16.0 | - | -4.5 | V |  |
|  | Reference voltage | $\mathrm{V}_{\text {REG }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (VDD level) | -2.75 | -2.55 | -2.35 | V |  |

For the mark *, refer to P. 1-25

Dynamic current consumption (1) when the built-in power supply is OFF
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1D15300/ | IDD <br> (1) | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$ | - | 24 | 40 | $\mu \mathrm{A}$ | *12 |
| S1D15305 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$ | - | 22 | 35 |  |  |
| S1D15301 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 40 | 65 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 36 | 60 |  |  |
| S1D15302 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 39 | 65 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 32 | 55 |  |  |
| S1D15303 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$ | - | 20 | 35 |  |  |
| S1D15304 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$ | - | 20 | 35 |  |  |

Dynamic current consumption (2) when the built-in power supply is ON
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1D15300/ | $I_{D D}$ <br> (1) | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$, dual boosting | - | 41 | 70 | $\mu \mathrm{A}$ | *13 |
| S1D15305 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$, triple boosting | - | 48 | 80 |  |  |
| S1D15301 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, triple boosting | - | 96 | 160 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, quadruple boosting | - | 118 | 190 |  |  |
| S1D15302 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, triple boosting | - | 95 | 160 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, quadruple boosting | - | 114 | 190 |  |  |
| S1D15303 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$, dual boosting | - | 30 | 50 |  |  |
| S1D15304 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$, dual boosting | - | 32 | 55 |  |  |

## Current consumption during Power Save mode

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V} \quad \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| During sleep | $I_{\text {DDS1 }}$ | S1D15300, S1D15301, S1D15302 | - | 0.01 | 1 |  |  |
| During standby | $I_{\text {DDS2 }}$ | S1D15300, S1D15301, S1D15302 | - | 10 | 20 |  |  |

## Typical current consumption characteristics (reference data)

- Dynamic current consumption (1) when LCD external power mode lamp is ON


Condition: The built-in power supply is OFF and an external power supply is used.
S1D15300/S1D15305 V5-VDD=-8.0V
S1D15301 V5-VDD=-11.0V S1D15302 V5-VdD=-11.0V S1D15303 $\mathrm{V}_{5}-\mathrm{VDD}=-6.0 \mathrm{~V}$ S1D15304 $\mathrm{V}_{5}-\mathrm{V} D \mathrm{D}=-6.0 \mathrm{~V}$ $\mathrm{Ta}=25^{\circ} \mathrm{C}$

Remarks: $* 12$

- Dynamic current consumption (2) when the LCD built-in power circuit lamp is ON


Condition: The built-in power circuit is ON.
S1D15300/S1D15305: V5-VDD=-8.0 V, triple boosting
S1D15301: V5-VDD=-11.0 V, quadruple boosting S1D15302: V5-VDD=-11.0 V, quadruple boosting S1D15303: V5-VDD=-5.0 V, dual boosting S1D15304: V5-VDD=-5.0 V, dual boosting
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

Remarks: $* 13$
(V)
*1 Though the wide range of operating voltages is guaranteed, a spike voltage change may affect the voltage assurance during access from the microprocessor.
*2 $\quad \mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$ operating voltage range. (Refer to Fig. 10.)
The operating voltage range applies if an external power supply is used.
*3 A0, D0 - D5, D6, D7 (SI), $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{FR}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}$ and $\overline{\mathrm{DOF}}$ pins
*4 CL, SCL (D6) and RES pins
*5 D0-D5, D6, D7 (SI), FR, FRS, DYO, $\overline{\text { DOF }}$ and CL pins
*6 A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{M} / \mathrm{S}, \overline{\mathrm{RES}}, \mathrm{C} 86$ and P/S pins
*7 Applies when the D0-D7, FR, CL, DYO and $\overline{\mathrm{DOF}}$ pins are in high impedance,
*8 Resistance value when 0.1 V is applied between the output pin SEGn or COMn and each power supply pin (V1, V2, V3, V4). This is specified in the operating voltage (2) range.
$\mathrm{R} O N=0.1 \mathrm{~V} / \Delta \mathrm{I}$ ( $\Delta \mathrm{I}$ : Current flowing when 0.1 V is applied in the ON status.)
*9 For the relationship between oscillation frequency and frame frequency, refer to Fig. 9.
*10 For triple or quadruple boosting using the on-chip power useing the primary-side power supply $\mathrm{V}_{\mathrm{DD}}$ must be used within the input voltage range.
*11 The voltage regulator adjusts $\mathrm{V}_{5}$ within the voltage follower operating voltage range.
*12, *13 Current that each IC unit consumes. It does not include the current of the LCD panel capacity, wiring capacity, etc. This is current consumption under the conditions of display data $=$ checker, display ON, S1D15300 $=1 / 33$ duty ( $1 / 6$ Bias), and S1D15301 and S1D15302 $=1 / 65$ duty. ( $1 / 8$ Bias)
*12 Applies to the case where the on-chip oscillator circuit is used and no access is made from the microprocessor.
*13 Applies to the case where the on-chip oscillator circuit and the on-chip power circuit are used and no access is made from the microprocessor.
The current flowing through voltage regulation resistors (R1, R2 and R3) is not included.
The current consumption, when the on-chip voltage booster is used, is for the power supply $\mathrm{V}_{\mathrm{DD}}$.

- Relationship between oscillation frequency and frame frequency

The relationship between oscillation frequency fosC and LCD frame frequency, $\mathrm{f}_{\mathrm{F}}$ can be obtained by the following expression.

|  | Duty | fcL | fF |
| :---: | :---: | :---: | :---: |
| S1D15300 | $1 / 33$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 33)$ |
| S1D15301 | $1 / 65$ | $\mathrm{fosc} / 4$ | $\mathrm{fosc} /(4 * 65)$ |
| S1D15302 |  |  |  |
| S1D15303 | $1 / 17$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 17)$ |
| S1D15304 | $1 / 9$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 9)$ |
| S1D15305 | $1 / 35$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 35)$ |

( $\mathrm{f}_{\mathrm{F}}$ does not indicate the FR signal cycle but the AC cycle.)
Fig. 9
Relationship between clock ( $\mathrm{f}_{\mathrm{CL}}$ ) and frame frequency $\mathrm{f}_{\mathrm{F}}$

- $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{5}$ operating voltage range


Fig 10

- Current consumption at access IDD (2) - Microprocessor access cycle


This indicates current consumption when data is always written on the checker pattern at fcyc. When no access is made, only IDD (1) occurs.

Condition: S1D15300/S1D15305 V5-VDD=-8.0V, triple boosting
S1D15301 V5-VdD=-11.0V,
quadruple boosting
S1D15302 V5-VdD=-11.0V, quadruple boosting
S1D15303 V5-VDD $=-6.0 \mathrm{~V}$,
dual boosting
S1D15304 V5-VDD=-6.0V,
dual boosting
$\mathrm{Ta}=25{ }_{i} \mathrm{C}$
Fig. 11

## AC Characteristics

(1) System buses

Read/write characteristics I (8080-series microprocessor)

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time | A0 | $\mathrm{t}_{\text {AHIGH8 }}$ $t_{\text {AW8 }}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| System cycle time |  | $t_{\text {CYC8 }}$ |  | 166 | - | ns |
| Control LOW pulse width(WR) Control LOW pulse width(RD) Control HIGH pulse width (WR) Control HIGH pulse width (RD) | $\begin{aligned} & \frac{\overline{W R}}{\overline{R D}} \\ & \overline{W R} \\ & \frac{\mathrm{RD}}{} \end{aligned}$ | tccloww tcclowr $t_{\text {CCHIGHW }}$ $\mathrm{t}_{\mathrm{CCHIGHR}}$ |  | $\begin{array}{r} 30 \\ 70 \\ 100 \\ 70 \end{array}$ | $\begin{aligned} & - \\ & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data setup time Data hold time |  | $\begin{aligned} & \mathrm{t}_{\text {DS8 }} \\ & \mathrm{t}_{\text {DHIGH8 }} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 10 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \\ & \hline \end{aligned}$ |
| $\overline{\mathrm{RD}}$ access time Output disable time | D0 to D7 | $t_{\text {ACC8 }}$ <br> $\mathrm{t}_{\mathrm{CHIGH} 8}$ | CL=100pF | $\overline{10}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time | A0 | $\begin{aligned} & \mathrm{t}_{\mathrm{AHB}} \\ & \mathrm{t}_{\mathrm{AW} 8} \end{aligned}$ |  | $\begin{aligned} & 19 \\ & 15 \\ & \hline \end{aligned}$ | - | ns ns |
| System cycle time |  | $\mathrm{t}_{\text {CYC8 }}$ |  | 450 | - | ns |
| Control LOW pulse width (WR) Control LOW pulse width (RD) Control HIGH pulse width (WR) Control HIGH pulse width (RD) | $\begin{aligned} & \frac{\overline{W R}}{\frac{R D}{}} \\ & \frac{W R}{R D} \end{aligned}$ | tcclw <br> tcCLR <br> tcchw <br> tcchr |  | $\begin{array}{r} 60 \\ 140 \\ 200 \\ 140 \end{array}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data setup time <br> Data hold time |  | $\begin{aligned} & \hline \mathrm{t}_{\mathrm{DS8}} \\ & \mathrm{t}_{\mathrm{DH} 8} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| RD access time Output disable time | D0 to D7 | $\begin{aligned} & \mathrm{t}_{\mathrm{ACC}} \\ & \mathrm{t}_{\mathrm{CH} 8} \end{aligned}$ | CL= 100pF | $\overline{10}$ | $\begin{aligned} & 140 \\ & 100 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Notes: 1. The input signal rise/fall time ( $\left.\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\right)$ is specified at 15 ns or less.
When system cycle time is used at a high speed, it is specified by $t_{r}+t_{f} \leq\left(t_{\text {CYC }}-t_{\text {CCLW }}\right)$ or $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}} \leq\left(\mathrm{t}_{\mathrm{CYC}}-\mathrm{t}_{\mathrm{CCLR}}-\mathrm{t}_{\mathrm{CCHR}}\right)$.
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.
3. $\mathrm{t}_{\text {EWHR }}$ and $\mathrm{t}_{\text {EWHW }}$ are specified by the overlap period in which $\overline{\mathrm{CS} 1}$ is " 0 " (CS2 $=$ " 1 ") and $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ are " 0 ".
4. When it is expected that V ss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by $30 \%$ before the operation.
(2) System buses

Read/write characteristics II (6800-series microprocessor)

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | $\mathrm{t}_{\mathrm{CYC6}}$ |  | 166 | - | ns |
| Address setup time Address hold time |  | $\begin{gathered} \text { A0 } \\ W / R \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{AW6}} \\ & \mathrm{t}_{\mathrm{AH6}} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time <br> Data hold time |  | D0 to D7 | $\begin{aligned} & \hline \mathrm{t}_{\mathrm{DS} 6} \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output disable time Access time |  |  | $\mathrm{t}_{\mathrm{OH} 6}$ <br> $t_{\text {ACC6 }}$ | $\mathrm{CL}=100 \mathrm{pF}$ | 10 - | $\begin{aligned} & 50 \\ & 70 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable <br> LOW pulse width | READ | E | $t_{\text {EWHR }}$ |  | 70 | - | ns |
|  | WRITE |  | tewhw |  | 30 | - | ns |
| Enable <br> HIGH pulse width | READ | E | $\mathrm{t}_{\text {EWLR }}$ |  | 70 | - | ns |
|  | WRITE |  | $t_{\text {EWLW }}$ |  | 100 | - | ns |


| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | $t_{\text {CYC6 }}$ |  | 450 | - | ns |
| Address setup time Address hold time |  | $\begin{gathered} \mathrm{A} 0 \\ \mathrm{R} / \mathrm{W} \end{gathered}$ | $\begin{aligned} & t_{\mathrm{AW6}} \\ & \mathrm{t}_{\mathrm{AH}} \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 19 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time |  | D0 to D7 | $\begin{aligned} & \mathrm{t}_{\mathrm{DS6}} \\ & \mathrm{t}_{\mathrm{DH} 6} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output disable time Access time |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{OH} 6} \\ & \mathrm{t}_{\mathrm{ACC} 6} \\ & \hline \end{aligned}$ | $C L=100 \mathrm{pF}$ | 10 | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Enable <br> LOW pulse width | READ | E | tewhr $t_{\text {EWHW }}$ |  | 140 | - | ns |
|  | WRITE |  |  |  | 60 | - | ns |
| Enable <br> HIGH pulse width | READ | E | $t_{\text {EWLR }}$ $t_{\text {EWLW }}$ |  | 140 | - | ns |
|  | WRITE |  |  |  | 200 | - | ns |

Notes: 1. The input rise/fall time ( $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ ) is specified at 15 ns or less. When the system cycle time is used at a high speed, it is specified by $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}} \leq\left(\mathrm{t}_{\text {CYC6 }}-\mathrm{t}_{\text {EWLW }}-\mathrm{t}_{\text {EWHW }}\right)$ or $\mathrm{tr}+\mathrm{tf} \leq\left(\mathrm{t}_{\text {CYC6 }}-\mathrm{t}_{\text {EWLR }}-\mathrm{t}_{\text {EWHR }}\right)$.
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$.
3. $t_{\text {EWHR }}$ and $t_{\text {EWHW }}$ are specified by the overlap period in which CS1 is " 0 " $(\mathrm{CS} 2=$ " 1 ") and E is " 1 ".
4. When it is expected that Vss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by $30 \%$ before the operation.
(3) Serial interface

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle <br> Serial clock HIGH pulse width <br> Serial clock LOW pulse width | SCL | $t_{\mathrm{scyc}}$ <br> tshw <br> tsLW |  | $\begin{array}{r} 250 \\ 100 \\ 75 \\ \hline \end{array}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Address setup time Address hold time | A0 | tsAS <br> $\mathrm{t}_{\text {SAH }}$ |  | $\begin{array}{r} 50 \\ 200 \end{array}$ | - | ns ns |
| Data setup time Data hold time | SI | $\begin{aligned} & \mathrm{t}_{\mathrm{SDS}} \\ & \mathrm{t}_{\mathrm{SDH}} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\overline{\mathrm{CS}}$ serial clock time | CS | tcss $\mathrm{t}_{\mathrm{CSH}}$ |  | $\begin{array}{r} 30 \\ 100 \end{array}$ | - | ns |

$$
\mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 4.5 \mathrm{~V}, \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}
$$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | $\mathrm{t}_{\text {SCYC }}$ |  | 500 | - | ns |
| Serial clock HIGH pulse width |  |  | 200 | - | ns |  |
| Serial clock LOW pulse width |  | $\mathrm{t}_{\text {SLW }}$ |  | 150 | - | ns |
| Address setup time | AO | $\mathrm{t}_{\text {SAS }}$ |  | 100 | - | ns |
| Address hold time |  | $\mathrm{t}_{\text {SAH }}$ |  | 400 | - | ns |
| Data setup time |  | $\mathrm{t}_{\text {SDS }}$ |  | 100 | - | ns |
| Data hold time | SI | $\mathrm{t}_{\text {SDH }}$ |  | 100 | - | ns |
| $\overline{\text { CS serial clock time }}$ |  | $\mathrm{t}_{\text {CSS }}$ |  | 60 | - | ns |
|  | CS | $\mathrm{t}_{\text {CSH }}$ |  | 200 | - |  |

Notes: 1. The input signal rise and fall times must be within 15 nanoseconds.
2. All signal timings are limited based on $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$ voltage.
3. When it is expected that V ss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by $30 \%$ before the operation.
(4) Display control timing


Output timing
$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR delay time | FR | $t_{\text {DFR }}$ | $\mathrm{CL}=50 \mathrm{pF}$ | - | 10 | 40 | ns |
| DYO HIGH delay time | DYO | $\mathrm{t}_{\mathrm{DOH}}$ |  | - | 40 | 100 | ns |
| DYO LOW delay time |  | $t_{\text {DOL }}$ |  | - | 40 | 100 | ns |

## Output timing

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR delay time | FR | $t_{\text {DFR }}$ | $\mathrm{CL}=50 \mathrm{pF}$ | - | 15 | 80 | ns |
| DYO HIGH delay time | DYO | $\mathrm{t}_{\mathrm{DOH}}$ |  | - | 70 | 200 | ns |
| DYO LOW delay time |  | $\mathrm{t}_{\text {DOL }}$ |  | - | 70 | 200 | ns |

Notes: 1. The otput timing is valid in master mode.
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$.
(5) Reset timing

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | $t_{R}$ |  | 0.5 | - | - | $\mu \mathrm{s}$ |
| Reset LOW pulse width | $\overline{R E S}$ | $\mathrm{t}_{\mathrm{RW}}$ |  | 0.5 | - | - | $\mu \mathrm{s}$ |

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | $\mathrm{t}_{\mathrm{R}}$ |  | 1.0 | - | - | $\mu \mathrm{s}$ |
| Reset LOW pulse width | $\overline{\mathrm{RES}}$ | $\mathrm{t}_{\mathrm{RW}}$ |  | 1.0 | - | - | $\mu \mathrm{s}$ |

Note: The reset timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## 11. MPU INTERFACE (For Reference)

The S1D15300 series chips can directly connect to 8080 and 6800-series microprocessors. Also, serial interfacing requires less signal lines between them. When multiple chips are used in the S1D15300 series they can be connected to the microprocessor and one of them can be selected by Chip Select.

## 8080-series microprocessors



## 6800-series microprocessors



## Serial interface



## 12. CONNECTION BETWEEN LCD DRIVERS

The LCD panel display area can easily be expanded by use of multiple S1D15300 series chips. The S1D15300 series can also be connected to the common driver (S1D16305).

## S1D15301 to S1D16305 (S1D16305)



S1D15300 to S1D15301


## S1D15302 to S1D15302




## Dimensional outline drawing of the flexible substrate

(an example) The dimensions are subject to change without prior notice.


## AMERICA

EPSON ELECTRONICS AMERICA, INC.

## HEADQUARTERS

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone : +1-408-922-0200 Fax : +1-408-922-0238

## SALES OFFICES

## West

1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone : +1-310-955-5300 Fax : +1-310-955-5400

## Central

101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone : +1-815-455-7630 Fax : +1-815-455-7633

## Northeast

301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone : +1-781-246-3600 Fax : +1-781-246-5443

## Southeast

3010 Royal Blvd. South, Suite 170
Alpharetta, GA 30005, U.S.A.
Phone : +1-877-EEA-0020 Fax : +1-770-777-2637

## EUROPE

EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS
Riesstrasse 15
80992 Munich, GERMANY
Phone : +49-(0) 89-14005-0 Fax : +49-(0) 89-14005-110

## SALES OFFICE

Altstadtstrasse 176
51379 Leverkusen, GERMANY
Phone : +49-(0) 2171-5045-0 Fax : +49-(0) 2171-5045-10

## UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone : +44-(0) 1344-381700 Fax : +44- (0) 1344-381701

## FRENCH BRANCH OFFICE

1 Avenue de I' Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE

Phone : +33-(0) 1-64862350 Fax : +33-(0) 1-64862355

## BARCELONA BRANCH OFFICE

## Barcelona Design Center

Edificio Prima Sant Cugat
Avda. Alcalde Barrils num. 64-68
E-08190 Sant Cugat del Vallès, SPAIN
Phone : +34-93-544-2490 Fax: +34-93-544-2491

## ASIA

EPSON (CHINA) CO., LTD.
28F, Beijing Silver Tower 2\# North RD DongSanHuan
ChaoYang District, Beijing, CHINA
Phone : 64106655 Fax:64107319
SHANGHAI BRANCH
4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone : 21-6485-5552 Fax : 21-6485-0775
EPSON HONG KONG LTD.
20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong
Phone : +852-2585-4600 Fax : +852-2827-4346
Telex : 65542 EPSCO HX
EPSON TAIWAN TECHNOLOGY \& TRADING LTD.
10F, No. 287,Nanking East Road, Sec. 3
Taipei
Phone : 02-2717-7360 Fax: 02-2712-9164
Telex : 24444 EPSONTB

## HSINCHU OFFICE

13F-3, No.295, Kuang-Fu Road, Sec. 2
HsinChu 300
Phone : 03-573-9900 Fax:03-573-9169
EPSON SINGAPORE PTE., LTD.
No. 1 Temasek Avenue, \#36-00
Millenia Tower, SINGAPORE 039192
Phone : +65-337-7911 Fax : +65-334-2716
SEIKO EPSON CORPORATION
KOREA OFFICE
50F, KLI 63 Bldg., 60 Yoido-dong
Youngdeungpo-Ku, Seoul, 150-763, KOREA
Phone: 02-784-6027 Fax: 02-767-3677
SEIKO EPSON CORPORATION
ELECTRONIC DEVICES MARKETING DIVISION
Electronic Device Marketing Department IC Marketing \& Engineering Group
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624
ED International Marketing Department
Europe \& U.S.A.
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564
ED International Marketing Department
Asia
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110


In pursuit of "Saving" Technology, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.

## S1D15000 Series

Technical Manual

